IP Library Granted Patent US 11,942,901
Granted Patent B2
US 11,942,901 · App. 17/860,981 · Granted Mar 26, 2024

Gain compensation circuit

Inventors: Joseph A Cuggino (Westford, MA); Anthony Francis Quaglietta (Methuen, MA)
Assignee: Skyworks Solutions, Inc.
H03F1/30H03F1/32H03F3/04H03F2200/447
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,942,901
App. No.
17/860,981
Granted
Mar 26, 2024
Kind
B2
Abstract

A circuit comprises an amplifier network including a first amplifier and a second amplifier and a first transistor having a first base. The first transistor is thermally isolated from the second amplifier. The circuit further comprises a second transistor having a second base. The second transistor is thermally linked to the second amplifier. The circuit further comprises coupling circuitry configured to couple the first base to the second base.

Claims (30)

1. A circuit comprising:

an amplifier network including a first amplifier;

a first transistor having a first base, a first emitter, and a first collector, the first transistor being thermally isolated from the first amplifier;

a second transistor having a second base, a second emitter, and a second collector, the second transistor being thermally linked to the first amplifier;

a bias network configured to bias the amplifier network with a reference current; and

coupling circuitry configured to couple the first base to the second base, the first collector to the bias network, and the second collector to the bias network.

2. The circuit of claim 1 wherein the amplifier network further comprises a second amplifier in series with the first amplifier.

3. The circuit of claim 2 wherein an amount of gain decrease at the first amplifier is approximately equal to an amount of gain increase at the second amplifier.

4. The circuit of claim 1 wherein the bias network comprises a third transistor having a third base, a third emitter, and a third collector.

5. The circuit of claim 4 wherein the coupling circuitry is further configured to couple the third collector to the first collector and to the second collector.

6. The circuit of claim 4 wherein the coupling circuitry is further configured to couple the third base to the first base and to the second base.

7. The circuit of claim 4 wherein the coupling circuitry is further configured to couple the third emitter to the third base.

8. The circuit of claim 4 wherein the coupling circuitry is further configured to couple the third base to the first amplifier.

9. The circuit of claim 1 further comprising a first resistor coupled to the first base and a second resistor coupled to the second base.

10. The circuit of claim 9 wherein the coupling circuitry is further configured to couple the first resistor to the second resistor.

11. The circuit of claim 1 wherein the first transistor is configured to sense an ambient temperature.

12. The circuit of claim 1 wherein the second transistor is configured to sense a temperature at the first amplifier.

13. The circuit of claim 1 wherein the second transistor is configured to draw less current in response to heating at the first amplifier.

14. The circuit of claim 13 wherein the first amplifier is configured to draw more current in response to the second transistor drawing less current.

15. A circuit comprising:

an amplifier network including a first amplifier;

a first transistor having a first base, a first emitter, and a first collector, the first transistor being thermally isolated from the first amplifier;

a second transistor having a second base, a second emitter, and a second collector, the second transistor being thermally linked to the first amplifier;

a bias network configured to bias the amplifier network with a reference current, the bias network comprising a third transistor having a third base, a third emitter, and a third collector; and

coupling circuitry configured to couple the third collector to the first collector and to the second collector.

16. The circuit of claim 15 wherein the amplifier network further comprises a second amplifier in series with the first amplifier.

17. The circuit of claim 16 wherein an amount of gain decrease at the first amplifier is approximately equal to an amount of gain increase at the second amplifier.

18. The circuit of claim 15 wherein the coupling circuitry is further configured to couple the third base to the first base and to the second base.

19. The circuit of claim 15 wherein the coupling circuitry is further configured to couple the third emitter to the third base.

20. The circuit of claim 15 wherein the coupling circuitry is further configured to couple the third base to the first amplifier.

Continuity (3)
Continuation 17112799 · Dec 4, 2020
Provisional Application 62944161 · Dec 5, 2019
Related Publication 20230037298A1 · Feb 9, 2023