IP Library › Granted Patent US 11,956,467
Granted Patent B2
US 11,956,467 · App. 17/469,748 · Granted Apr 9, 2024

Encoder, decoder, encoding method, and decoding method

Inventors: Kiyofumi Abe (Osaka, JP); Takahiro Nishi (Nara, JP); Tadamasa Toma (Osaka, JP); Ryuichi Kanoh (Osaka, JP); Chong Soon Lim (Singapore, SG); Ru Ling Liao (Singapore, SG); Hai Wei Sun (Singapore, SG); Sughosh Pavan Shashidhar (Singapore, SG); Han Boon Teo (Singapore, SG); Jing Ya Li (Singapore, SG)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/537H04N19/119H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,956,467
App. No.
17/469,748
Granted
Apr 9, 2024
Kind
B2
Abstract

An encoder, when sub-block encoding is to be performed, determines a plurality of sub-blocks in a first image block, the plurality of sub-blocks including a first sub-block, determines a first motion vector for the first sub-block by referring to a first candidate list, performs first inter prediction processing on the first sub-block using the first motion vector, and encodes the first image block using a result of the first inter prediction processing. When partition encoding is to be performed, the encoder, in operation, determines a plurality of partitions in a second image block, the plurality of partitions including a first partition, determines a second motion vector for the first partition by referring to a second candidate list, performs second inter prediction processing on the first partition using the second motion vector, and encodes the second image block using a result of the second inter prediction processing.

Claims (13)

1. An encoder comprising:

circuitry; and

memory, wherein

when a sub-block encoding is to be performed, the circuitry, using the memory, in operation,

determines a plurality of sub-blocks in a first image block, the plurality of sub-blocks including a first sub-block,

determines a first motion vector for the first sub-block by referring to a first motion vector candidate list,

performs first inter prediction processing on the first sub-block using the first motion vector, and

encodes the first image block using a result of the first inter prediction processing, and

when a partition encoding is to be performed, the circuitry, using the memory, in operation,

determines a plurality of partitions in a second image block, the plurality of partitions including a first partition having a non-rectangular shape,

determines a second motion vector for the first partition by referring to a second motion vector candidate list,

performs second inter prediction processing on the first partition using the second motion vector, and

encodes the second image block using a result of the second inter prediction processing.

Continuity (4)
Continuation 16942583 · Jul 29, 2020
Continuation PCTJP2019003064 · Jan 30, 2019
Provisional Application 62623837 · Jan 30, 2018
Related Publication 20210409758A1 · Dec 30, 2021