Accessing topological mapping of cores
A method, computer program product, and system include a processor(s) issues an instruction that includes processing core information that includes locations of processing cores of the computing system (logical cores and/or physical cores), and an operator selection. The processor(s) sets security parameters for information returned by the instruction which is topological information for mapping of the logical cores to the physical cores. The processor(s) obtains the topological information and utilizes an operating system to map the logical cores to the physical cores.
1. A computer-implemented method, comprising:
issuing, by one or more processors of a computing system, an instruction comprising processing core information, the processing core information comprising locations of one or more processing cores of the computing system, the processing cores of the computing system comprising logical cores and physical cores, the instruction further comprising an operator selection;
setting, by the one or more processors, based on the operator selection, security parameters for information returned by the instruction, wherein the information returned comprises topological information for mapping of the logical cores to the physical cores;
obtaining, by the one or more processors, based on the information comprising the locations and the security parameters, the topological information; and
utilizing, by the one or more processors, via an operating system executing on the computing system, the topological information, to map the logical cores to the physical cores.
2. The computer-implemented method of claim 1 , wherein, based on the security parameters, the topological information is selected from the group consisting of: information providing a global view of all logical partitions in the computing system and information providing a view of one or more user logical partitions in the computing system.
3. The computer implemented method of claim 1 , wherein the information comprising the locations of the processing cores in the computing system comprise data describing preferred dispatch locations of the logical cores.
4. The computer-implemented method of claim 1 , wherein the information comprising the locations of the processing cores in the computing system comprises data describing actual locations of the physical cores.
5. The computer-implemented method of claim 1 , wherein the instruction comprises an information block, wherein the information block comprises the information comprising the locations of the processing cores in the computing system.
6. The computer-implemented method of claim 1 , wherein the information comprising the locations of the processing cores in the computing system comprises, for each processing core, a location at a particular topological nesting level.
7. The computer-implemented method of claim 6 , wherein the processing core information comprises a maximum number of topological nesting levels in the computing system.
8. The computer-implemented method of claim 1 , further comprising:
displaying, by one or more processors, the mappings in an interface internal to the computing system.
9. The computer-implemented method of claim 1 , wherein the topological information is relevant to logical partitions of a given group, and wherein membership in the given group is defined in the processing core information.
10. The computer-implemented method of claim 6 , wherein the given group comprises a hardware grouping.
11. The computer-implemented method of claim 1 , wherein obtaining the topological information comprises obtaining the topological information via an interface internal to the computing system.
12. A computer program product comprising:
a computer readable storage medium readable by one or more processors of a shared computing environment comprising a computing system and storing instructions for execution by the one or more processors for performing a method comprising:
issuing, by the one or more processors of the computing system, an instruction comprising processing core information, the processing core information comprising locations of one or more processing cores of the computing system, the processing cores of the computing system comprising logical cores and physical cores, the instruction further comprising an operator selection;
setting, by the one or more processors, based on the operator selection, security parameters for information returned by the instruction, wherein the information returned comprises topological information for mapping of the logical cores to the physical cores;
obtaining, by the one or more processors, based on the information comprising the locations and the security parameters, the topological information; and
utilizing, by the one or more processors, via an operating system executing on the computing system, the topological information, to map the logical cores to the physical cores.
13. The computer program product of claim 12 , wherein, based on the security parameters, the topological information is selected from the group consisting of: information providing a global view of all logical partitions in the computing system and information providing a view of one or more user logical partitions in the computing system.
14. The computer program product of claim 12 , wherein the information comprising the locations of the processing cores in the computing system comprise data describing preferred dispatch locations of the logical cores.
15. The computer program product of claim 12 , wherein the information comprising the locations of the processing cores in the computing system comprises data describing actual locations of the physical cores.
16. The computer program product of claim 12 , wherein the instruction comprises an information block, wherein the information block comprises the information comprising the locations of the processing cores in the computing system.
17. The computer program product of claim 12 , wherein the information comprising the locations of the processing cores in the computing system comprises, for each processing core, a location at a particular topological nesting level.
18. The computer program product of claim 17 , wherein the processing core information comprises a maximum number of topological nesting levels in the computing system.
19. The computer program product of claim 12 , the method further comprising:
displaying, by the one or more processors, the mappings in an interface internal to the computing system.
20. A computer system comprising:
a memory;
one or more processors in communication with the memory;
program instructions executable by the one or more processors in a shared computing environment of a computing system via the memory to perform a method, the method comprising:
issuing, by the one or more processors of the computing system, an instruction comprising processing core information, the processing core information comprising locations of one or more processing cores of the computing system, the processing cores of the computing system comprising logical cores and physical cores, the instruction further comprising an operator selection;
setting, by the one or more processors, based on the operator selection, security parameters for information returned by the instruction, wherein the information returned comprises topological information for mapping of the logical cores to the physical cores;
obtaining, by the one or more processors, based on the information comprising the locations and the security parameters, the topological information; and
utilizing, by the one or more processors, via an operating system executing on the computing system, the topological information, to map the logical cores to the physical cores.