IP Library Granted Patent US 12,004,402
Granted Patent B2
US 12,004,402 · App. 17/474,228 · Granted Jun 4, 2024

Display device

Inventors: Hiroshi Tabatake (Tokyo, JP); Tetsuo Morita (Tokyo, JP); Yasuhiro Ogawa (Tokyo, JP)
Assignee: Japan Display Inc.
H10K59/353G09G3/3208
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,004,402
App. No.
17/474,228
Granted
Jun 4, 2024
Kind
B2
Abstract

A drive circuit includes a holding capacitor, an element capacitor, and an additional capacitor interposed between one of the source and the drain, and one of the high-potential line and the low-potential line. The drive circuit configured to drive the first light emitter includes a first element capacitor as the element capacitor and a first additional capacitor as the additional capacitor. The driving circuit configured to drive the second light emitter includes a second element capacitor as the element capacitor and a second additional capacitor as the additional capacitor. The first element capacitor is larger in capacitance than the second element capacitor. The first additional capacitor is smaller in capacitance than the second additional capacitor.

Claims (25)

1. A display device comprising:

light emitters at respective sub-pixels in respective emission colors, the sub-pixels constituting each of a plurality of pixels; and

a drive circuit being configured to drive each of the light emitters,

wherein

the light emitters include a first light emitter corresponding to one of the emission colors and a second light emitter corresponding to another of the emission colors,

the first light emitter is larger in a light-emitting region than the second light emitter,

the drive circuit includes:

a high-potential line and a low-potential line, configured to draw a current to a corresponding one of the light emitters;

a current switch configured to switch between flow and shutoff of the current;

a thin film transistor connected in series with the current switch to control amount of the current;

a signal switch configured to switch between input and shutoff of a video signal to a gate of the thin film transistor;

a holding capacitor interposed between the gate and one of a source and a drain of the thin film transistor;

an element capacitor composed of a corresponding one of the light emitters; and

an additional capacitor interposed between the one of the source and the drain, and one of the high-potential line and the low-potential line,

the drive circuit configured to drive the first light emitter includes a first element capacitor as the element capacitor and a first additional capacitor as the additional capacitor,

the driving circuit configured to drive the second light emitter includes a second element capacitor as the element capacitor and a second additional capacitor as the additional capacitor,

the first element capacitor is larger in capacitance than the second element capacitor, and

the first additional capacitor is smaller in capacitance than the second additional capacitor.

2. The display device according to claim 1 , wherein the first element capacitor and the first additional capacitor are equal in total capacitance to the second element capacitor and the second additional capacitor.

3. The display device according to claim 1 , wherein

the light emitters include respective pixel electrodes,

each of the pixel electrodes serves as one electrode of each of the element capacitor and the additional capacitor, and

the additional capacitor includes a counter electrode opposed to the one electrode.

4. The display device according to claim 3 , wherein an area of the one electrode included in the first additional capacitor is larger than that of the one electrode included in the second additional capacitor in a planar view.

5. The display device according to claim 3 , wherein an area of the counter electrode included in the first additional capacitor is smaller than that of the counter electrode included in the second additional capacitor in a planar view.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2021
From: TABATAKE, HIROSHI; MORITA, TETSUO; OGAWA, YASUHIRO
To: JAPAN DISPLAY INC.
Reel/Frame 057472/0950 →
Priority Claims (1)
JP 2019-054605 · Mar 22, 2019 · national
Continuity (2)
Continuation PCTJP2019049828 · Dec 19, 2019
Related Publication 20210408165A1 · Dec 30, 2021