Compute-in-memory array and module, and data computing method

1. A compute-in-memory array, comprising:

storage cells arranged in an array, wherein each of the storage cells comprises a plurality of bitcells connected in series, each of the plurality of bitcells comprises a switching device and a resistive memory, and wherein the switching device is connected in series or in parallel with the resistive memory, and a write resistance value of the storage cell is determined by controlling a switching state of the switching device to change a resistance state of the resistive memory; and

signal terminals connected with two ends of the storage cells in the array, respectively, wherein the signal terminals at one end of the storage cells are signal input terminals and connected in sequence along a first direction, and the signal terminals at the other end of the storage cells are signal output terminals and connected in sequence along a second direction.

2. The compute-in-memory array according to claim 1 , wherein the resistive memory comprises a resistive random access memory, a phase change memory, a ferroelectric memory or a magneto resistive memory.

3. The compute-in-memory array according to claim 1 , wherein the switching device is connected in parallel with the resistive memory, and when a resistance value is written into the storage cell, the signal input terminal and the signal output terminal are configured to connect with a bias voltage.

4. The compute-in-memory array according to claim 1 , wherein the switching device is connected in series with the resistive memory, and a signal terminal is provided between the bitcells in the storage cell; when the resistance value is written into the storage cell, the signal terminals at two ends of the bitcell are configured to connect with the bias voltage and write the resistance value into the bitcell.

5. The compute-in-memory array according to claim 4 , wherein when the resistance value is written into the storage cell, the reading and writing of all the bitcells are completed in an even-odd staggered manner.

6. The compute-in-memory array according to claim 1 , further comprising a correction unit, wherein the correction unit is configured to remove a systematic error of an operation result at the output terminal to output a corrected operation result, and the systematic error is a constant leakage of each storage cell in the second direction.

7. The compute-in-memory array according to claim 1 , wherein each resistive memory has a different resistance state value.

8. The compute-in-memory array according to claim 1 , further comprising an enabling device connected in series with the storage cells, wherein the enabling device is configured to cause the storage cell to be in an off state in a case of an enabling signal.

9. The compute-in-memory array according to claim 8 , wherein the enabling device is a single MOS device or a CMOS transmission gate.

10. The compute-in-memory array according to claim 1 , wherein the switching device is a single MOS device or a CMOS transmission gate.

11. A storage device, comprising:

the compute-in-memory array according to claim 1 ;

a writing control unit configured to control the writing of a storage cell, wherein the writing comprises: changing the resistance states of different resistive memories by controlling the switching state of a switching device to obtain a write resistance value of the storage cell;

an input unit configured to load an input signal at a signal input terminal; and

an output unit configured to obtain an output value from a signal output terminal, wherein the output value is used for representing a computed value.

12. A data computing method wherein computing method is carried out by a compute-in-memory array, and wherein the compute-in-memory array comprises:

storage cells arranged in an array, wherein each of the storage cells comprises a plurality of bitcells connected in series, each of the bitcells comprises a switching device and a resistive memory, the switching device is connected in series or in parallel with the resistive memory; and

signal terminals connected with two ends of the storage cells in the array, wherein the signal terminals at one end of the storage cells are signal input terminals and connected in sequence along a first direction, and the signal terminals at the other end of the storage cells are signal output terminals and connected in sequence along a second direction;

wherein the computing method comprises the following steps:

controlling writing of the storage cells, wherein the writing comprises: changing a resistance state of the resistive memory by controlling a switching state of the switching device to obtain a write resistance value of the storage cell;

loading an input signal at the signal input terminal; and

obtaining an output value from the signal output terminal, wherein the output value is configured to represent a computed value.

13. The computing method according to claim 12 , wherein the switching device is connected in parallel with the resistive memory, and when writing of the storage cell is implemented, the signal input terminal and the signal output terminal are configured to connect a bias voltage.

14. The computing method according to claim 12 , wherein the switching device is connected in series with the resistive memory, and a signal terminal is provided between the bitcells in the storage cell; and wherein writing of the storage cell is implemented, the signal terminals at two ends of the bitcells are configured to connect the bias voltage and write the resistance value to the bitcell.

15. The computing method according to claim 12 , wherein each resistive memory has a different resistance value.