IP Library Granted Patent US 12,063,817
Granted Patent B2
US 12,063,817 · App. 17/406,579 · Granted Aug 13, 2024

Display apparatus and method of manufacturing the same

Inventors: Seungrae Kim (Yongin-si, KR); Hyun Kim (Yongin-si, KR); Shoyeon Kim (Yongin-si, KR); Seulki Kim (Yongin-si, KR); Youngrok Kim (Yongin-si, KR); Kwangsoo Lee (Yongin-si, KR); Jaehyun Lee (Yongin-si, KR); Hyunsoo Lee (Yongin-si, KR); Kisu Jin (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H10K59/122H10K59/1213H10K59/124H10K59/131H10K71/00H10K59/1201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,063,817
App. No.
17/406,579
Granted
Aug 13, 2024
Kind
B2
Abstract

A display apparatus includes a substrate including a display area and a peripheral area; a thin-film transistor disposed on the substrate and including a semiconductor layer; a conductive layer disposed between the substrate and the semiconductor layer and including a pad electrode disposed in the peripheral area; a first insulating layer disposed between the conductive layer and the semiconductor layer and including a first opening exposing at least a part of an upper surface of the pad electrode; and a second insulating layer disposed on the thin-film transistor and including a second opening coinciding with the first opening, wherein an opening area of the second opening of the second insulating layer is greater than an opening area of the first opening of the first insulating layer.

Claims (40)

1. A display apparatus comprising:

a substrate including a display area and a peripheral area adjacent to the display area;

a pixel circuit comprising a thin-film transistor disposed in the display area of the substrate, the thin-film transistor including:

a semiconductor layer; and

a gate electrode which overlaps a channel region of the semiconductor layer, wherein the semiconductor layer is disposed between the gate electrode and the substrate;

a conductive layer electrically connected to the pixel circuit and disposed between the substrate and the semiconductor layer and including:

a first electrode electrically connected to the pixel circuit and disposed in the display area and overlapping the gate electrode and the semiconductor layer; and

a pad electrode disposed in the peripheral area;

a first insulating layer disposed between the conductive layer and the semiconductor layer and including a first opening exposing at least part of an upper surface of the pad electrode; and

a second insulating layer disposed on the thin-film transistor and including a second opening coinciding with the first opening,

wherein an opening area of the second opening of the second insulating layer is greater than an opening area of the first opening of the first insulating layer.

2. The display apparatus of claim 1 , wherein

the first insulating layer includes a first sidewall defining the first opening,

the second insulating layer includes a second sidewall defining the second opening, and

the second sidewall is disposed outside of the first sidewall.

3. The display apparatus of claim 1 , further comprising a third insulating layer disposed on the second insulating layer and exposing at least part of an upper surface of the second insulating layer in the peripheral area.

4. The display apparatus of claim 3 , further comprising:

a pixel electrode disposed on the third insulating layer and electrically connected to the thin-film transistor;

a pixel-defining layer disposed on the third insulating layer and exposing at least part of the pixel electrode;

an intermediate layer disposed on the at least part of the pixel electrode; and

an opposite electrode disposed on the intermediate layer.

5. The display apparatus of claim 4 , wherein the pixel-defining layer at least partially exposes an upper surface of the third insulating layer.

6. The display apparatus of claim 5 , wherein at least part of the opposite electrode directly contacts the upper surface of the third insulating layer at least partially exposed by the pixel-defining layer.

7. The display apparatus of claim 3 , wherein the third insulating layer includes:

a first portion having a first thickness; and

a second portion having a second thickness less than the first thickness of the first portion.

8. The display apparatus of claim 7 , further comprising:

a pixel electrode disposed on the first portion of the third insulating layer and electrically connected to the thin-film transistor;

a pixel-defining layer disposed on the third insulating layer and exposing at least part of the pixel electrode and at least part of the second portion of the third insulating layer;

an intermediate layer disposed on the at least part of the pixel electrode; and

an opposite electrode disposed on the intermediate layer.

9. The display apparatus of claim 8 , wherein at least part of the opposite electrode directly contacts the second portion of the third insulating layer at least partially exposed by the pixel-defining layer.

10. The display apparatus of claim 1 , wherein the second opening of the second insulating layer defines a pad portion including pad electrodes disposed in the peripheral area.

11. The display apparatus of claim 10 , wherein

the first opening of the first insulating layer is provided in plural such that a plurality of first openings expose at least part of each of the pad electrodes, and

the plurality of first openings overlap the second opening of the second insulating layer.

12. The display apparatus of claim 1 , wherein the pad electrode includes:

a first layer; and

a second layer disposed on the first layer and at least partially exposed by the first opening of the first insulating layer.

13. The display apparatus of claim 1 , wherein the conductive layer further includes a second electrode disposed in the display area.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2021
From: KIM, SEUNGRAE; KIM, HYUN; KIM, SHOYEON; KIM, SEULKI; KIM, YOUNGROK; LEE, KWANGSOO; LEE, JAEHYUN; LEE, HYUNSOO; JIN, KISU
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 057233/0256 →
Priority Claims (1)
KR 10-2020-0169837 · Dec 7, 2020 · national
Continuity (1)
Related Publication 20220181411A1 · Jun 9, 2022