IP Library › Granted Patent US 12,068,394
Granted Patent B2
US 12,068,394 · App. 17/306,120 · Granted Aug 20, 2024

Semiconductor device and manufacturing method thereof

Inventors: Chia-Wei Chang (Taichung, TW); Chiung Wen Hsu (Tainan, TW); Yu-Ting Weng (Taichung, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L29/66795H01L21/3065H01L21/30655H01L21/3085H01L21/31116H01L21/76232H01L29/785H01L29/7851H01L29/7853
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,068,394
App. No.
17/306,120
Granted
Aug 20, 2024
Kind
B2
Abstract

A semiconductor device includes a substrate, a fin structure protruding from the substrate, a gate insulating layer covering a channel region formed of the fin structure, a gate electrode layer covering the gate insulating layer, and isolation layers disposed on opposite sides of the fin structure. The fin structure includes a bottom portion, a neck portion, and a top portion sequentially disposed on the substrate. A width of the neck portion is less than a width of the bottom portion and a width of a portion of the top portion.

Claims (51)

1. A semiconductor device, comprising:

a substrate;

a fin structure protruding from an isolation insulating layer disposed over the substrate;

a gate insulating layer covering a channel region formed of the fin structure; and

a gate electrode layer covering the gate insulating layer;

wherein the fin structure includes a bottom portion, a neck portion, and a top portion sequentially disposed on the substrate,

the neck portion has an arcuate surface,

an angle θ 1 between a side surface of the bottom portion and a horizontal plane is an acute angle,

an angle θ 3 between a side surface of the top portion and a horizontal plane is substantially a right angle,

a width of an uppermost portion of the fin structure is greater than a width of a narrowest portion of the neck portion,

the narrowest portion of the neck portion is below a lowermost portion of the gate electrode layer along a direction in which the fin structure protrudes from the substrate,

a width of the top portion decreases along a direction in which the fin structure protrudes from the substrate.

2. The semiconductor device of claim 1 , wherein the bottom portion, the neck portion, and the top portion are formed of substantially a same material.

3. The semiconductor device of claim 1 , wherein a thickness of the bottom portion ranges from 40 nm to 100 nm and a thickness of the top portion ranges from 10 nm to 80 nm.

4. The semiconductor device of claim 1 , wherein the neck portion includes a narrowest portion of the fin structure.

5. The semiconductor device of claim 1 , wherein a width of the bottom portion decreases along the direction in which the fin structure protrudes from the substrate.

6. The semiconductor device of claim 1 , wherein a width of the narrowest portion of the neck portion is from 2 nm to 11 nm.

7. The semiconductor device of claim 1 , wherein the gate insulating layer is a high-k dielectric layer.

8. A semiconductor device, comprising:

a substrate;

a fin structure protruding from an isolation insulating layer disposed over the substrate;

a gate insulating layer covering a channel region formed of the fin structure; and

a gate electrode layer covering the gate insulating layer;

wherein the fin structure includes a bottom portion, a neck portion, and a top portion sequentially disposed on the substrate,

the neck portion has an arcuate surface,

a curvature of a side surface of the bottom portion below a horizontal plane at an interface of the bottom portion and the neck portion is less than a curvature of the arcuate surface above the bottom portion,

a curvature of a side surface of the top portion above a horizontal plane at an interface of the top portion and the neck portion is less than a curvature of the arcuate surface below the top portion,

a width of an uppermost portion of the fin structure is greater than a width of a narrowest portion of the neck portion,

the narrowest portion of the neck portion is below a lowermost portion of the gate electrode layer along a direction in which the fin structure protrudes from the substrate, and

a width of the top portion decreases along a direction in which the fin structure protrudes from the substrate.

9. The semiconductor device of claim 8 , wherein the bottom portion, the neck portion, and the top portion are formed of substantially a same material.

10. The semiconductor device of claim 8 , wherein a width of the bottom portion decreases along the direction in which the fin structure protrudes from the substrate.

11. The semiconductor device of claim 8 , wherein the neck portion includes a narrowest portion of the fin structure.

12. The semiconductor device of claim 8 , wherein a width of a narrowest portion of the neck portion is from 2 nm to 11 nm.

13. A semiconductor device, comprising:

a fin disposed over a substrate;

a gate insulating layer covering a channel region formed of the fin; and

a gate electrode layer covering the gate insulating layer;

wherein the fin includes a bottom portion, a neck portion, and a top portion sequentially disposed on the substrate,

a width of the bottom portion decreases from an interface of the bottom portion and an upper surface of the substrate to an interface of the bottom portion and the neck portion,

a ratio of a width of the neck portion where the neck portion meets the bottom portion to a width of the neck portion where the neck portion meets the top portion ranges from 0.5 to 0.95,

a width of the top portion decreases from an interface of the top portion and the neck portion to an uppermost surface of the fin,

a ratio of a width at the uppermost surface of the fin to the interface of the top portion and the neck portion is greater than 0.9, and

a narrowest portion of the neck portion is below a lowermost portion of the gate electrode layer along a direction in which the fin protrudes from the substrate.

14. The semiconductor device of claim 13 , wherein a width of an uppermost portion of the fin is less than a width of the narrowest portion of the neck portion.

15. The semiconductor device of claim 13 , wherein the bottom portion, the neck portion, and the top portion are formed of substantially a same material.

16. The semiconductor device of claim 13 , wherein a thickness of the bottom portion ranges from 40 nm to 100 nm and a thickness of the top portion ranges from 10 nm to 80 nm.

17. The semiconductor device of claim 13 , wherein the width of the bottom portion decreases along the direction in which the fin protrudes from the substrate.

18. The semiconductor device of claim 13 , wherein the top portion includes a narrowest portion of the fin.

19. The semiconductor device of claim 13 , wherein a width of the top portion decreases along the direction in which the fin protrudes from the substrate.

20. The semiconductor device of claim 13 , wherein a width of the neck portion increases along the direction in which the fin protrudes from the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2021
From: CHANG, CHIA-WEI; HSU, CHIUNG WEN; WENG, YU-TING
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 056115/0400 →
Continuity (4)
Continuation 16544826 · Aug 19, 2019
Division 15725710 · Oct 5, 2017
Provisional Application 62434819 · Dec 15, 2016
Related Publication 20210257484A1 · Aug 19, 2021