IP Library › Granted Patent US 12,080,736
Granted Patent B2
US 12,080,736 · App. 17/633,242 · Granted Sep 3, 2024

Imaging device and electronic device

Inventors: Seiichi Yoneda (Isehara, JP); Yusuke Negoro (Kaizuka, JP); Takayuki Ikeda (Atsugi, JP); Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/14616H01L27/14649
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,080,736
App. No.
17/633,242
Granted
Sep 3, 2024
Kind
B2
Abstract

An imaging device that has an image processing function and is capable of a high-speed operation is provided. The imaging device, which has an additional function such as image processing, can retain analog data obtained by an image capturing operation in a pixel and extract data obtained by multiplying the analog data by a predetermined weight coefficient. In the imaging device, some of potentials used for an arithmetic operation in pixels are generated by redistribution of charge with which wirings are charged. This enables an arithmetic operation to be performed at high speed with low power consumption, compared with the case where the potentials are supplied from another circuit to the pixels.

Claims (22)

1. An imaging device comprising:

a first transistor; and

a first pixel and a second pixel each comprising a second transistor and a capacitor,

wherein one electrode of the capacitor of the first pixel and one of a source and a drain of the second transistor of the first pixel are electrically connected to one of a source and a drain of the first transistor, and

wherein one electrode of the capacitor of the second pixel and one of a source and a drain of the second transistor of the second pixel are electrically connected to the other of the source and the drain of the first transistor.

2. The imaging device according to claim 1 ,

wherein the first pixel further comprises a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, and a photoelectric conversion device,

wherein the other electrode of the capacitor is electrically connected to a gate of the third transistor, one of a source and a drain of the fourth transistor, and one of a source and a drain of the fifth transistor,

wherein one of a source and a drain of the third transistor is electrically connected to one of a source and a drain of the sixth transistor, and

wherein the other of the source and the drain of the fifth transistor is electrically connected to one electrode of the photoelectric conversion device.

3. The imaging device according to claim 2 , wherein the photoelectric conversion device is configured to detect infrared light.

4. The imaging device according to claim 2 , wherein the photoelectric conversion device comprises a compound semiconductor in a photoelectric conversion layer.

5. The imaging device according to claim 1 , further comprising a first circuit,

wherein the first circuit is configured to output a potential to the first pixel and the second pixel, and

wherein the first circuit is electrically connected to each of the other of the source and the drain of the second transistor of the first pixel and the other of the source and the drain of the second transistor of the second pixel.

6. The imaging device according to claim 2 , further comprising a second circuit,

wherein the second circuit is a correlated double sampling circuit, and

wherein the second circuit is electrically connected to each of the other of the source and the drain of the sixth transistor of the first pixel.

7. The imaging device according to claim 1 , wherein each of the first pixel and the second pixel comprises a photoelectric conversion device.

8. The imaging device according to claim 1 ,

wherein each of the first transistor and the second transistor comprises a metal oxide in a channel formation region, and

wherein the metal oxide comprises In, Ga, and Zn.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2022
From: YONEDA, SEIICHI; NEGORO, YUSUKE; IKEDA, TAKAYUKI; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 058907/0945 →
Priority Claims (4)
JP 2019-151829 · Aug 22, 2019 · national
JP 2019-203331 · Nov 8, 2019 · national
JP 2020-007843 · Jan 21, 2020 · national
JP 2020-110652 · Jun 26, 2020 · national
Continuity (1)
Related Publication 20220359592A1 · Nov 10, 2022