IP Library › Granted Patent US 12,087,624
Granted Patent B2
US 12,087,624 · App. 17/481,198 · Granted Sep 10, 2024

Beol tip-to-tip shorting and time dependent dielectric breakdown

Inventors: Chanro Park (Clifton Park, NY); Koichi Motoyama (Clifton Park, NY); Kenneth Chun Kuen Cheng (Shatin, HK); Chih-Chao Yang (Glenmont, NY)
Assignee: International Business Machines Corporation
H01L21/76846H01L21/76831H01L21/76849H01L21/76865H01L21/76883H01L23/5283H01L23/53295H01L23/53238
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,087,624
App. No.
17/481,198
Granted
Sep 10, 2024
Kind
B2
Abstract

A dielectric layer is located on top of and in contact with a substrate. A conductive line located within the dialectic layer. A barrier layer on top of an in contact with the dielectric layer. The barrier layer is below the conductive line. A liner layer on top of and in contact with the barrier layer and below and in contact with the conductive line. A metal liner on top of and in contact with the conductive line. A capping layer on top of and in contact with the dielectric layer, the barrier layer, the liner layer, and the metal liner.

Claims (14)

1. A semiconductor structure comprising:

a dielectric layer on top of and in contact with a substrate; a conductive line located within the dielectric layer;

a barrier layer on top of and in contact with the dielectric layer, wherein the barrier layer is below a liner layer;

the liner layer on top of and in contact with the barrier layer and below and in contact with the conductive line;

a metal liner on top of and in contact with the conductive line, wherein a portion of the metal liner contacts a sidewall of the conductive line; and

a capping layer on top of and in contact with the dielectric layer, the barrier layer, the liner layer and the metal liner.

2. The semiconductor structure of claim 1 , wherein the dielectric layer has a dielectric constant of less than 4.0.

3. The semiconductor structure of claim 1 , wherein the capping layer has a thickness of 10 nm.

4. The semiconductor structure of claim 1 , wherein the capping layer consists of SiCN.

5. The semiconductor structure of claim 1 , wherein the conductive line has rounded corners.

6. The semiconductor structure of claim 1 , wherein the barrier layer and the liner layer have a reduced height relative to the conductive line.

7. The semiconductor structure of claim 1 , wherein the barrier layer and the liner layer have a same height.

8. The semiconductor structure of claim 1 , wherein the dielectric layer has a dielectric constant of less than 3.5.

9. The semiconductor structure of claim 1 , wherein the conductive line consists of Cu.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2021
From: PARK, CHANRO; MOTOYAMA, KOICHI; CHENG, KENNETH CHUN KUEN; YANG, CHIH-CHAO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 057551/0687 →
Continuity (1)
Related Publication 20230090755A1 · Mar 23, 2023