IP Library Granted Patent US 12,118,924
Granted Patent B2
US 12,118,924 · App. 18/231,719 · Granted Oct 15, 2024

Display device having plurality of initialization power sources

Inventors: Kyong Hwan Oh (Yongin-si, KR); Jin Tae Jeong (Yongin-si, KR); Ji Hyun Ka (Yongin-si, KR); Won Kyu Kwak (Yongin-si, KR); Hyung Jun Park (Yongin-si, KR); Chang Soo Pyon (Yongin-si, KR); Ji Eun Lee (Yongin-si, KR); Hai Jung In (Yongin-si, KR); Won Mi Hwang (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/32G09G3/3233G09G2310/0278G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,118,924
App. No.
18/231,719
Granted
Oct 15, 2024
Kind
B2
Abstract

A display device includes pixels, and a power supply to supply a first initialization voltage to the pixels through a first initialization power line, and to supply a second initialization voltage to the pixels through a second initialization power line. At least one of the pixels includes a first transistor, a second transistor, a third transistor, and a light emitting element.

Claims (65)

1. A display device comprising:

a first pixel connected to a data line, a first power source, and a second power source;

a second pixel connected to the data line, the first power source, and the second power source;

a first scan driver to supply a first scan signal to the first and second pixels;

a second scan driver to supply a second scan signal to the first and second pixels;

a first initialization power line to supply a first initialization voltage; and

a second initialization power line to supply a second initialization voltage,

wherein the first pixel comprises:

a first transistor connected between a first node and a second node and having a gate electrode connected to a third node;

a second transistor to be turned on in response to the first scan signal, the second transistor being connected between the data line and the first node;

a third transistor to be turned on in response to the second scan signal, the third transistor being connected between the second node and the third node;

a first light emitting element having an anode electrode and a cathode electrode, the anode electrode of the first light emitting element connected to the second node;

a fourth transistor connected between the third node and the first initialization power line to transfer the first initialization voltage of the first initialization power line to the third node; and

a fifth transistor connected between the anode electrode and the second initialization power line to transfer the second initialization voltage of the second initialization power line to the anode electrode, and

wherein the second scan signal has a signal characteristic different from that of the first scan signal.

2. The display device of claim 1 , wherein:

the first scan signal has a first frequency as the signal characteristic of the first scan signal;

the second scan signal has a second frequency as the signal characteristic of the second scan signal; and

the second frequency is different from the first frequency.

3. The display device of claim 1 , wherein the second pixel comprises:

a sixth transistor connected between a fourth node and a fifth node and having a gate electrode connected to a sixth node;

a seventh transistor connected between the data line and the fourth node;

an eighth transistor to be turned on in response to the second scan signal, the eighth transistor being connected between the fifth node and the sixth node; and

a second light emitting element having an anode electrode and a cathode electrode, the anode electrode of the second light emitting element connected to the fifth node.

4. The display device of claim 3 , wherein the seventh transistor is configured to be turned on in response to the first scan signal.

5. The display device of claim 1 , wherein the first and second pixels are disposed adjacent to each other.

6. A display device comprising:

pixels connected to first scan lines and second scan lines;

a first scan driver to supply a first scan signal to the first scan lines in a first period and a second period;

a second scan driver to supply a second scan signal to the second scan lines in the first period without supplying the second scan signal to the second scan lines in the second period; and

a power supply to supply a first initialization voltage to the pixels through a first initialization power line, and to supply a second initialization voltage to the pixels through a second initialization power line,

wherein at least one of the pixels comprises:

a first transistor connected between a first node and a second node and having a gate electrode connected to a third node, the first node connected to a first power source;

a second transistor connected between a data line and the first node and having a gate electrode connected to one of the first scan lines;

a third transistor connected between the second node and the third node and having a gate electrode connected to one of the second scan lines; and

a light emitting element having a first electrode connected to the second node and a second electrode connected to a second power source, and

wherein the first node or the second node is connected to the first initialization power line, and the first electrode of the light emitting element is connected to the second initialization power line.

7. The display device of claim 6 , wherein the first and second transistors are poly-silicon semiconductor transistors, and the third transistor is an oxide semiconductor transistor.

8. The display device of claim 6 , wherein the first and second transistors are P-type transistors, and the third transistor is an N-type transistor.

9. The display device of claim 6 , wherein the at least one of the pixels further comprises a fourth transistor connected between the first electrode of the light emitting element and the second initialization power line and having a gate electrode connected to the one of the first scan lines.

10. The display device of claim 9 , wherein the at least one of the pixels further comprises a fifth transistor connected between the first node and the first initialization power line and having a gate electrode connected to another one of the first scan lines.

11. The display device of claim 9 , wherein the at least one of the pixels further comprises a fifth transistor connected between the third node and the first initialization power line and having a gate electrode connected to another one of the second scan lines.

12. The display device of claim 6 , further comprising:

an emission driver to supply an emission control signal to emission control lines in the first period and the second period; and

a data driver to supply data signals to data lines in the first period without supplying the data signals to the data lines in the second period,

wherein the pixels are further connected to the emission control lines and the data lines, and

wherein one of the data lines is the data line connected to the second transistor.

13. A display device comprising:

pixels;

a first initialization power line to supply a first initialization voltage; and

a second initialization power line to supply a second initialization voltage,

wherein at least one of the pixels comprises:

a first transistor connected between a first node and a second node and having a gate electrode connected to a third node, the first node connected to a first power source;

a second transistor to be turned on in response to a first scan signal, the second transistor being connected between a data line and the first node;

a third transistor to be turned on in response to a second scan signal, the third transistor being connected between the second node and the third node;

a light emitting element having a first electrode connected to the second node and a second electrode connected to a second power source;

a fourth transistor connected between the third node and the first initialization power line to transfer the first initialization voltage of the first initialization power line to the third node; and

a fifth transistor connected between the first electrode of the light emitting element and the second initialization power line to transfer the second initialization voltage of the second initialization power line to the first electrode of the light emitting element.

14. The display device of claim 13 , wherein the first, second, and fifth transistors are poly-silicon semiconductor transistors, and the third and fourth transistors are oxide semiconductor transistors.

15. The display device of claim 13 , wherein the first, second, and fifth transistors are P-type transistors, and the third and fourth transistors are N-type transistors.

16. The display device of claim 13 , wherein the at least one of the pixels further comprises a sixth transistor comprising a first terminal to receive a power voltage and a second terminal connected to the first node to supply a given voltage level of the power voltage to the first node.

17. The display device of claim 16 , wherein the fourth transistor and the sixth transistor are configured to be turned on in response to different control signals.

18. The display device of claim 16 , wherein the sixth transistor is connected between the first initialization power line and the first node to supply the first initialization voltage to the first node when the first initialization voltage has the given voltage level.

19. The display device of claim 16 , wherein the sixth transistor further comprises a gate terminal to receive the first scan signal applied to another one of the pixels.

20. The display device of claim 13 , wherein the fourth transistor is configured to be turned on in response to the second scan signal applied to another one of the pixels.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE SIXTH INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL: 67915 FRAME: 192. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Jul 24, 2024
From: OH, KYONG HWAN; JEONG, JIN TAE; KA, JI HYUN; KWAK, WON KYU; PARK, HYUNG JUN; PYON, CHANG SOO; LEE, JI EUN; IN, HAI JUNG; HWANG, WON MI
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 068349/0106 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2024
From: OH, KYONG HWAN; JEONG, JIN TAE; KA, JI HYUN; KWAK, WON KYU; PARK, HYUNG JUN; PYON, CHANG SOO; LEE, JI EUN; IN, HAI JUNG; HWANG, WON MI
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 067914/0981 →
Priority Claims (1)
KR 10-2019-0178321 · Dec 30, 2019 · national
Continuity (3)
Continuation 17586711 · Jan 27, 2022
Continuation 17078088 · Oct 22, 2020
Related Publication 20230386397A1 · Nov 30, 2023