IP Library Granted Patent US 12,189,441
Granted Patent B2
US 12,189,441 · App. 17/725,428 · Granted Jan 7, 2025

3-D structured two-phase microfluidic cooling with nano structured boiling enhancement coating

Inventors: Bharath Ramakrishnan (Bellevue, WA); Husam Atallah Alissa (Redmond, WA); Eric C. Peterson (Woodinville, WA); Christian L. Belady (Mercer Island, WA); Dennis Trieu (Calgary, CA); Ioannis Manousakis (Redmond, WA); Nicholas Andrew Keehn (Kirkland, WA); Kathryn M. Oseen-Senda (Seattle, WA); Douglas Patrick Kelley (Sammamish, WA)
Assignee: Microsoft Technology Licensing, LLC
G06F1/206H05K7/203H05K7/20327H05K7/20336H05K7/20381
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,189,441
App. No.
17/725,428
Granted
Jan 7, 2025
Kind
B2
Abstract

A processor includes a first die, a second die connected to the first die with a microfluidic volume positioned between the first die and the second die, a wicking heat spreader positioned in the microfluidic volume; and a boiling enhancement surface feature positioned on at least one surface of the wicking heat spreader.

Claims (26)

1. A processor comprising:

a first die;

a second die connected to the first die with a microfluidic volume positioned between the first die and the second die; and

a wicking heat spreader positioned in the microfluidic volume, the wicking heat spreader comprising:

a wicking portion having one or more channels configured to draw a liquid phase of a working fluid into the wicking portion; and

a boiling enhancement surface feature positioned on an interior surface of at least one of the one or more channels of the wicking portion.

2. The processor of claim 1 , wherein the boiling enhancement surface feature comprises at least one protrusion on the interior surface of the at least one of the one or more channels of the wicking portion.

3. The processor of claim 1 , wherein the boiling enhancement surface feature comprises at least one recess positioned in the interior surface of the at least one of the one or more channels of the wicking portion.

4. The processor of claim 3 , wherein the at least one recess has a recess surface, and the recess surface has at least one protrusion on the recess surface.

5. The processor of claim 1 , wherein the one or more channels comprises at least one horizontal channel configured to allow fluid flow from a front surface of the wicking portion to a rear surface of the wicking portion.

6. The processor of claim 5 , wherein one or more of the at least one horizontal channel is continuous and straight from the front surface of the wicking portion to the rear surface of the wicking portion.

7. The processor of claim 1 , wherein the wicking portion comprises at least one vertical rail configured to allow thermal conductivity from a bottom surface of the wicking portion to a top surface of the wicking portion.

8. The processor of claim 7 , wherein the at least one vertical rail is continuous and straight from the bottom surface of the wicking portion to the top surface of the wicking portion.

9. The processor of claim 8 , wherein the wicking heat spreader further comprises a through-silicon via (TSV) located in the at least one vertical rail.

10. The processor of claim 1 , wherein the boiling enhancement surface feature comprises a boiling enhancement coating positioned on the interior surface of the at least one of the one or more channels of the wicking portion.

11. A processor comprising:

a first die;

a second die connected to the first die with a microfluidic volume positioned between the first die and the second die; and

a wicking heat spreader positioned in the microfluidic volume, the wicking heat spreader comprising:

a wicking portion having one or more channels configured to draw a liquid phase of a working fluid into the wicking portion;

at least one through-silicon via (TSV) that provides electrical connection between the first die and the second die; and

a boiling enhancement surface feature positioned on an interior surface of at least one of the one or more channels of the wicking heat spreader.

12. The processor of claim 11 , wherein a top surface of the microfluidic volume and a bottom surface of the microfluidic volume are planar and parallel.

13. The processor of claim 11 , wherein the wicking portion comprises a vertical rail of the wicking heat spreader includes rail, and wherein the at least one TSV comprises a plurality of TSVs extending through the vertical rail.

14. The processor of claim 11 , wherein the wicking portion comprises a frame, and wherein at least a portion of the frame of the wicking portion is porous.

15. The processor of claim 11 , wherein at least part of the wicking heat spreader is integrally formed with one of the first die and the second die.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2023
From: MANOUSAKIS, IOANNIS
To: MICROSOFT TECHNOLOGY LICENSING, LLC
Reel/Frame 063134/0994 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2023
From: RAMAKRISHNAN, BHARATH; ALISSA, HUSAM ATALLAH; PETERSON, ERIC C.; BELADY, CHRISTIAN L.; TRIEU, DENNIS; KEEHN, NICHOLAS ANDREW; OSEEN-SENDA, KATHRYN M.; KELLEY, DOUGLAS PATRICK
To: MICROSOFT TECHNOLOGY LICENSING, LLC
Reel/Frame 063001/0381 →
Continuity (1)
Related Publication 20230341910A1 · Oct 26, 2023
References Cited (59)
US 6991024B2 · Goodson · 2006 [cited by examiner]
US 7095111B2 · Hu · 2006 [cited by examiner]
US 7755186B2 · Chiu · 2010 [cited by examiner]
US 8333235B2 · Chang · 2012 [cited by applicant]
US 8546930B2 · Bakir et al. · 2013 [cited by applicant]
US 9009971B2 · Campbell · 2015 [cited by applicant]
US 9095942B2 · Campbell · 2015 [cited by applicant]
US 9484328B2 · Luo · 2016 [cited by applicant]
US 9625186B2 · Chou et al. · 2017 [cited by applicant]
US 9711433B2 · Taniguchi · 2017 [cited by examiner]
US 9997434B2 · Kumari · 2018 [cited by examiner]
US 10504819B2 · Gutala · 2019 [cited by examiner]
US 10739830B2 · Lee · 2020 [cited by applicant]
US 10838287B2 · Shimizu · 2020 [cited by applicant]
US 10948241B2 · Joshi · 2021 [cited by examiner]
US 10957624B2 · Chen et al. · 2021 [cited by applicant]
US 11073340B2 · Kandlikar · 2021 [cited by applicant]
US 11150030B2 · Kishimoto · 2021 [cited by applicant]
US 11337336B2 · Aoki · 2022 [cited by applicant]
US 11346617B2 · Kaibuchi · 2022 [cited by applicant]
US 20040188829A1 · Hu · 2004 [cited by examiner]
US 20050280128A1 · Mok et al. · 2005 [cited by applicant]
US 20100018678A1 · Siu · 2010 [cited by applicant]
US 20100187683A1 · Bakir et al. · 2010 [cited by applicant]
US 20160056089A1 · Taniguchi et al. · 2016 [cited by applicant]
US 20170084514A1 · Kumari et al. · 2017 [cited by applicant]
US 20170133298A1 · Gutala · 2017 [cited by applicant]
US 20200132392A1 · Joshi · 2020 [cited by applicant]
US 20200402889A1 · Bonam et al. · 2020 [cited by applicant]
US 20210118854A1 · Sikka et al. · 2021 [cited by applicant]
US 20230317548A1 · Hazra · 2023 [cited by examiner]
US 20230338948A1 · Ramakrishnan · 2023 [cited by examiner]
US 20230341910A1 · Ramakrishnan · 2023 [cited by examiner]
CN 203983270U · 2014 [cited by applicant]
CN 104112736B · 2017 [cited by applicant]
CN 108766897B · 2020 [cited by applicant]
CN 113035808A · 2021 [cited by applicant]
CN 113257757A · 2021 [cited by applicant]
CN 113543600A · 2021 [cited by applicant]
EP 3168869A1 · 2017 [cited by applicant]
FR 2964791A1 · 2012 [cited by applicant]
WO 2021263037A1 · 2021 [cited by applicant]
Jung, et al., “Thermal Design and Management of Micro-Pin Fin Heat Sinks for Energy-Efficient Three-Dimensional Stacked Integrated Circuits”, In International Journal of Heat and Mass Transfer, vol. 175, Aug. 2021, 14 P… [cited by applicant]
Zhang, et al., “Silicon Micropin-Fin Heat Sink with Integrated TSVs for 3-D ICs: Tradeoff Analysis and Experimental Testing”, In IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 3, Issue 11,… [cited by applicant]
Ramakrishnan, et al., “CPU Overlocking: A Performance Assessment of Air, Cold Plate and Two-Phase Immersion Cooling”, In IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 11, Issue 10, Oct. 2… [cited by applicant]
Sekar, et al., “A 3D-IC Technology with Integrated Microchannel Cooling”, In International Interconnect Technology Conference, Jun. 1, 2008, pp. 13-15. [cited by applicant]
Wan, et al., “Co-design of Multicore Architectures and Microfluidic Cooling for 3D Stacked ICs”, In Proceedings of 19th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Sep. 25, 2013, pp.… [cited by applicant]
Zhang, et al., “3D Stacked Microfluidic Cooling for High-performance 3D ICs”, In Proceedings of IEEE 62nd Electronic Components and Technology Conference, May 29, 2012, pp. 1644-1650. [cited by applicant]
Oh, et al., “Electrical Interconnect and Microfluidic Cooling within 3D ICs and Silicon Interposer”, In Proceedings of the ASME 12th International Conference on Nanochannels, Microchannels, and Minichannels, Aug. 3, 201… [cited by applicant]
Deng, et al., “A Review on Flow Boiling Enhancement and Fabrication of Enhanced Microchannels of Microchannel Heat Sinks”, In International Journal of Heat and Mass Transfer, vol. 175, May 11, 2021, pp. 1-41. [cited by applicant]
Feng, et al., “Thermal Management Of 3D Chip With Non-Uniform Hotspots By Integrated Gradient Distribution Annular-Cavity Micro-Pin Fins”, In Journal of Applied Thermal Engineering, vol. 182, Oct. 2, 2020, pp. 1-15. [cited by applicant]
Oh, et al., “High-Aspect Ratio Through-Silicon Vias for the Integration of Microfluidic Cooling with 3D Microsystems”, In Journal of Microelectronic Engineering, vol. 142, Jul. 29, 2015, pp. 30-35. [cited by applicant]
“International Search Report and Written Opinion Issued in PCT Application No. PCT/US23/014189”, Mailed Date: Jun. 19, 2023, 12 Pages. [cited by applicant]
“International Search Report and Written Opinion Issued in PCT Application No. PCT/US23/015252”, Mailed Date: Jun. 27, 2023, 12 Pages. [cited by applicant]
“International Search Report and Written Opinion Issued in PCT Application No. PCT/US23/015332”, Mailed Date: Jun. 16, 2023, 10 Pages. [cited by applicant]
Non-Final Office Action mailed on Jan. 29, 2024, in U.S. Appl. No. 17/725,420, 11 pages. [cited by applicant]
Notice of Allowance mailed on Jun. 7, 2024, in U.S. Appl. No. 17/725,420, 8 pages. [cited by applicant]
U.S. Appl. No. 17/725,420, filed Apr. 20, 2022. [cited by applicant]
U.S. Appl. No. 17/725,422, filed Apr. 20, 2022. [cited by applicant]
Cited By (3)
US 12,426,213 US 12,593,426 US 12,720,705