IP Library › Granted Patent US 12,200,200
Granted Patent B2
US 12,200,200 · App. 18/491,003 · Granted Jan 14, 2025

Video signal processing method and device using motion compensation

Inventors: Geonjung Ko (Seoul, KR); Dongcheol Kim (Suwon-si, KR); Juhyung Son (Uiwang-si, KR); Jaehong Jung (Seoul, KR); Jinsam Kwak (Anyang-si, KR)
Assignee: WILUS INSTITUTE OF STANDARDS AND TECHNOLOGY INC.
H04N19/105H04N19/139H04N19/176H04N19/52H04N19/70
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,200,200
App. No.
18/491,003
Granted
Jan 14, 2025
Kind
B2
Abstract

Disclosed is a video signal processing method and device that encodes or decodes a video signal. In particular, the video signal processing method may comprise the steps of: parsing a first syntax element indicating whether a merge mode is applied to a current block; when the merge mode is applied to the current block, determining whether to parse a second syntax element on the basis of a first predefined condition, wherein the second syntax element indicates whether a first mode or a second mode is applied to the current block; when the first mode and the second mode are not applied to the current block, determining whether to parse a third syntax element on the basis of a second predefined condition; and determining a mode applied to the current block on the basis of the second syntax element or the third syntax element.

Claims (38)

1. A video signal decoding method comprising:

parsing a first syntax element indicating whether a merge mode is applied to a current block;

parsing a second syntax element when the merge mode is applied to the current block and a first predefined condition is satisfied, wherein the second syntax element indicates whether a first mode or a second mode is applied to the current block, when the first predefined condition is not satisfied, the second syntax element is inferred based on a fourth syntax element indicating whether a subblock-based merge mode is applied to the current block;

determining whether to parse a third syntax element based on a second predefined condition when the first mode and the second mode are not applied to the current block, wherein the third syntax element indicates a mode applied to the current block among a third mode and a fourth mode, wherein a syntax element related to the third mode and a syntax element related to the fourth mode are located later than the second syntax element in a decoding sequence in a merge data syntax;

determining a mode applied to the current block based on the second syntax element or the third syntax element;

deriving motion information of the current block based on the determined mode; and

generating a prediction block of the current block by using the motion information of the current block,

wherein the first predefined condition includes at least one of a condition by which the third mode is usable and a condition by which the fourth mode is usable.

2. The video signal decoding method of claim 1 , wherein the second predefined condition includes a condition by which the fourth mode is usable.

3. The video signal decoding method of claim 1 , wherein the second predefined condition includes at least one of conditions relating to whether the third mode is usable in a current sequence, whether the fourth mode is usable in the current sequence, whether a maximum number of candidates for the fourth mode is greater than 1, whether a width of the current block is smaller than a first predefined size, and whether a height of the current block is smaller than a second predefined size.

4. The video signal decoding method of claim 1 , further comprising, when the second syntax element has the value of 1, obtaining a fifth syntax element indicating whether a mode applied to the current block is the first mode or the second mode.

5. A video signal decoding apparatus comprising a processor, wherein the processor is configured to:

parse a first syntax element indicating whether a merge mode is applied to a current block;

parsing a second syntax element when the merge mode is applied to the current block and a first predefined condition is satisfied, wherein the second syntax element indicates whether a first mode or a second mode is applied to the current block, when the first predefined condition is not satisfied, the second syntax element is inferred based on a fourth syntax element indicating whether a subblock-based merge mode is applied to the current block;

determine whether to parse a third syntax element based on a second predefined condition when the first mode and the second mode are not applied to the current block, wherein the third syntax element indicates a mode applied to the current block among a third mode and a fourth mode, wherein a syntax element related to the third mode and a syntax element related to the fourth mode are located later than the second syntax element in a decoding sequence in a merge data syntax;

determine a mode applied to the current block based on the second syntax element or the third syntax element;

derive motion information of the current block based on the determined mode; and

generate a prediction block of the current block by using the motion information of the current block,

wherein the first predefined condition includes at least one of a condition by which the third mode is usable and a condition by which the fourth mode is usable.

6. The video signal decoding apparatus of claim 5 , wherein the second predefined condition includes a condition by which the fourth mode is usable.

7. The video signal decoding apparatus of claim 5 , wherein the second predefined condition includes at least one of conditions relating to whether the third mode is usable in a current sequence, whether the fourth mode is usable in the current sequence, whether a maximum number of candidates for the fourth mode is greater than 1, whether a width of the current block is smaller than a first predefined size, and whether a height of the current block is smaller than a second predefined size.

8. The video signal decoding apparatus of claim 5 , wherein when the second syntax element has the value of 1, the processor is configured to obtain a fifth syntax element indicating whether a mode applied to the current block is the first mode or the second mode.

9. A video signal encoding method comprising:

encoding a first syntax element indicating whether a merge mode is applied to a current block;

encoding a second syntax element when the merge mode is applied to the current block and a first predefined condition is satisfied, wherein the second syntax element indicates whether a first mode or a second mode is applied to the current block, when the first predefined condition is not satisfied, the second syntax element is not included in a bitstream including the video signal;

determining whether to encode a third syntax element based on a second predefined condition when the first mode and the second mode are not applied to the current block, wherein the third syntax element indicates a mode applied to the current block among a third mode or a fourth mode, wherein a syntax element related to the third mode and a syntax element related to the fourth mode are located later than the second syntax element in a decoding sequence in a merge data syntax;

deriving motion information of the current block based on a mode applied to the current block; and

generating a prediction block of the current block by using the motion information of the current block,

wherein the first predefined condition includes at least one of a condition by which the third mode is usable and a condition by which the fourth mode is usable.

10. A non-transitory computer-readable medium storing a bitstream, the bitstream being decoded by a decoding method,

wherein the decoding method, comprising:

parsing a first syntax element indicating whether a merge mode is applied to a current block;

parsing a second syntax element when the merge mode is applied to the current block and a first predefined condition is satisfied, wherein the second syntax element indicates whether a first mode or a second mode is applied to the current block, when the first predefined condition is not satisfied, the second syntax element is inferred based on a fourth syntax element indicating whether a subblock-based merge mode is applied to the current block;

determining whether to parse a third syntax element based on a second predefined condition when the first mode and the second mode are not applied to the current block, wherein the third syntax element indicates a mode applied to the current block among a third mode and a fourth mode, wherein a syntax element related to the third mode and a syntax element related to the fourth mode are located later than the second syntax element in a decoding sequence in a merge data syntax;

determining a mode applied to the current block based on the second syntax element or the third syntax element;

deriving motion information of the current block based on the determined mode; and

generating a prediction block of the current block by using the motion information of the current block,

wherein the first predefined condition includes at least one of a condition by which the third mode is usable and a condition by which the fourth mode is usable.

Priority Claims (7)
KR 10-2019-0006511 · Jan 18, 2019 · national
KR 10-2019-0037000 · Mar 29, 2019 · national
KR 10-2019-0040400 · Apr 5, 2019 · national
KR 10-2019-0064959 · May 31, 2019 · national
KR 10-2019-0075316 · Jun 24, 2019 · national
KR 10-2019-0081764 · Jul 7, 2019 · national
KR 10-2019-0125746 · Oct 11, 2019 · national
Continuity (2)
Continuation 17423853
Related Publication 20240048692A1 · Feb 8, 2024
References Cited (49)
US 11849106B2 · Ko · 2023 [cited by examiner]
US 20130279577A1 · Schwarz et al. · 2013 [cited by applicant]
US 20150271524A1 · Zhang et al. · 2015 [cited by applicant]
US 20160241863A1 · Wu et al. · 2016 [cited by applicant]
US 20160286229A1 · Li et al. · 2016 [cited by applicant]
US 20180324464A1 · Zhang et al. · 2018 [cited by applicant]
US 20200280735A1 · Lim et al. · 2020 [cited by applicant]
US 20200374528A1 · Huang et al. · 2020 [cited by applicant]
US 20220086429A1 · Ko · 2022 [cited by examiner]
US 20220167009A1 · Bossen et al. · 2022 [cited by applicant]
CN 1808428A · 2006 [cited by applicant]
CN 104205829A · 2014 [cited by applicant]
CN 106797476A · 2017 [cited by applicant]
JP 2018512810A · 2018 [cited by applicant]
JP 2022533664A · 2022 [cited by applicant]
KR 1020130030240A · 2013 [cited by applicant]
KR 1020160064845A · 2016 [cited by applicant]
KR 1020180098161A · 2018 [cited by applicant]
WO 2015192353A1 · 2015 [cited by applicant]
WO 2018062950A1 · 2018 [cited by applicant]
WO 2018128380A1 · 2018 [cited by applicant]
WO 2018226015A1 · 2018 [cited by applicant]
WO 2020142448A1 · 2020 [cited by applicant]
Office Action for EP 20741489.7 by European Patent Office dated Sep. 4, 2023. [cited by applicant]
Chen, Yi-Wen et al. (2019). “Non-CE4: Regular merge flag coding”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and 1S0/IEC JTC 1/SC 29/WG 11. JVET-M0231. [cited by applicant]
Chen, Yi-Wen et al. (2019). “CE4: Regular merge flag coding (CE4-1.2.a and CE4-1.2.b)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and 1S0/IEC JTC 1/SC 29/WG 11. JVET-N0324. [cited by applicant]
Bross, Benjamin et al. (2019). “Versatile Video Coding (Draft 4)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and 1S0/IEC JTC 1/SC 29/WG 11. JVET-M1001-v7. [cited by applicant]
Notice of Allowance for VN 1-2021-05104 by Intellectual Property Office of Vietnam dated Aug. 31, 2023. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/423,853 by United States Patent and Trademark Office dated Jul. 21, 2023. [cited by applicant]
Corrected Notice of Allowance for U.S. Appl. No. 17/423,853 by United States Patent and Trademark Office dated Sep. 8, 2023. [cited by applicant]
International Search Report & Written Opinion of the International Searching Authority dated May 14, 2020. [cited by applicant]
Office Action for CN 202080009653.X by China National Intellectual Property Administration dated Jun. 29, 2023. [cited by applicant]
Chen, Yi-Wen et al. (2019). “Non-CE4: Regular merge flag coding”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11. 13th Meeting: Marrakech, MA, Jan. 9-18, 2019, JVET-M0231. [cited by applicant]
Extended European Search Report for EP20741489.7 by European Patent Office dated Dec. 21, 2022. [cited by applicant]
Park (LGE) N et al: “CE4-related: Harmonized conditions for CIIP and GEO”, 17. JVET Meeting; Jan. 7, 2020-Jan. 17, 2020; Brussels; (The Joint Video Exploration Team of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), No. JVET-Q… [cited by applicant]
Written Opinion for PCT/KR2020/000964 by Korean Intellectual Property Office dated May 14, 2020. [cited by applicant]
Non-Final Office Action for IN202127033022 by Intellectual Property India dated Apr. 28, 2022. [cited by applicant]
Yi-Wen Chen et al., Non-CE4: Regular merge flag coding, JVET-M0231, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 13th Meeting: Marrakech, MA, Jan. 9-18, 2019. [cited by applicant]
Geonjung Ko et al., Non-CE4: Modification of merge data syntax, JVET-M0359, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 13th Meeting: Marrakech, MA, Jan. 9-18, 2019. [cited by applicant]
Geonjung Ko et al., CE4-1.3: Modification of merge data syntax, JVET-N0237, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 14th Meeting: Geneva, CH, Mar. 19-27, 2019. [cited by applicant]
Yi-Wen Chen et al., CE4: Regular merge flag coding (CE4-1.2.a and CE4-1.2.b), JVET-N0324, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 14th Meeting: Geneva, CH, Mar. 19-27, 2019. [cited by applicant]
“Notice of Reasons for Refusal” for JP2021-541484 by Japan Patent Office dated Sep. 15, 2022. [cited by applicant]
Han Huang, et al., Merge Modes Signaling, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019 , [JVET-O0249], Jun. 24, 2019, pp. 1-8, Internet<… [cited by applicant]
Eiichi Sasaki, et al., Non-CE4: Syntax change of MMVD, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 13th Meeting: Marrakech, MA, Jan. 9-18, 2019, [JVET-M0069], Dec. 28, 2018, pp. 1-6… [cited by applicant]
Hearing Notice for IN 202127033022 by Intellectual Property of India dated Mar. 14, 2024. [cited by applicant]
Office Action for EP 20741489.7 by European Patent Office dated Mar. 6, 2024. [cited by applicant]
Oral Proceedings for EP 20741489.7 by European Patent Office dated Oct. 2, 2024. [cited by applicant]
Liao, Ru-Ling et al. “CE10: Triangular prediction unit mode (CE10.3.1 and CE10.3.2),” Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11. JVET-K0144-v2. Jul. 2018. [cited by applicant]
Esenlik, Semih et al. “Non-CE4: Geometrical partitioning for inter blocks,” Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11. JVET-O0489-v4. Jul. 2019. [cited by applicant]