IP Library › Granted Patent US 12,205,536
Granted Patent B2
US 12,205,536 · App. 17/606,029 · Granted Jan 21, 2025

Pixel circuit and display panel having control terminals of units sharing one wire

Inventors: Xuanyun Wang (Wuhan, CN); Cheng Chen (Wuhan, CN); Chao Dai (Wuhan, CN); Yixian Zhang (Wuhan, CN)
Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
G09G3/3225G09G2300/0819G09G2310/027G09G2340/0457
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,205,536
App. No.
17/606,029
Granted
Jan 21, 2025
Kind
B2
Abstract

The present disclosure discloses a pixel circuit and a display panel. The pixel circuit comprises a second wire, a first light-emitting control unit, a driving unit, and a compensation unit. A control terminal of the first light-emitting control unit and a control terminal of the compensation unit share the second wire, which can save a wire quantity of the pixel circuit, thereby improving display resolution; at the same time, a control terminal of the driving unit is only equipped with the compensation unit, which reduces a leakage path of the control terminal of the driving unit.

Claims (57)

1. A pixel circuit comprising:

a first wire;

a first light-emitting control unit, wherein a control terminal of the first light-emitting control unit is electrically connected to the first wire;

a driving unit, wherein one terminal of the driving unit is electrically connected to one terminal of the first light-emitting control unit;

a compensation unit, wherein one terminal of the compensation unit is electrically connected to the driving unit, another terminal of the compensation unit is electrically connected to a control terminal of the driving unit, and a control terminal of the compensation unit is electrically connected to the first wire;

a second wire;

a third wire;

a fourth wire;

a fifth wire;

a second light-emitting control unit, wherein one terminal of the second light-emitting control unit is directly connected to the second wire, another terminal of the second light-emitting control unit is directly connected to another terminal of the driving unit, and a control terminal of the second light-emitting control unit is directly connected to the third wire; and

an initialization unit, wherein a control terminal of the initialization unit is electrically connected to the fifth wire, one terminal of the initialization unit is electrically connected to the fourth wire, and another terminal of the initialization unit is directly connected to any one of one terminal of the first light-emitting control unit, another terminal of the first light-emitting control unit, or the control terminal of the driving unit;

wherein, in an initialization phase of the pixel circuit, at least one of the compensation unit, the first light-emitting control unit, and or the initialization unit is in an on state.

2. The pixel circuit according to claim 1 , wherein a switching element used in the compensation unit is an N-channel type oxide thin film transistor; and a switching element used in the first light-emitting control unit is a P-channel type thin film transistor.

3. The pixel circuit according to claim 2 , wherein the switching element used in the first light-emitting control unit is a polysilicon thin film transistor; and a switching element used in the driving unit is a polysilicon thin film transistor.

4. The pixel circuit according to claim 1 , wherein the third wire is configured to transmit a gray-scale modulation signal.

5. The pixel circuit according to claim 1 , wherein the pixel circuit further comprises:

a sixth wire;

a seventh wire;

an eighth wire;

a light-emitting unit, wherein one terminal of the light-emitting unit is electrically connected to the another terminal of the first light-emitting control unit, and another terminal of the light-emitting unit is electrically connected to the sixth wire; and

a writing unit, wherein one terminal of the writing unit is electrically connected to the seventh wire, a control terminal of the writing unit is electrically connected to the eighth wire, and another terminal of the writing unit is electrically connected to the driving unit.

6. A pixel circuit, comprising:

a first wire;

a first light-emitting control transistor, wherein a gate of the first light-emitting control transistor is electrically connected to the first wire;

a driving transistor, wherein one of a source or a drain of the driving transistor is electrically connected to one of a source or a drain of the first light-emitting control transistor;

a compensation transistor, one of a source or a drain of the compensation transistor is electrically connected to the driving transistor, and another one of the source or the drain of the compensation transistor is electrically connected to a gate of the driving transistor, and a gate of the compensation transistor is electrically connected to the first wire;

a second wire;

a third wire;

a fourth wire;

a fifth wire;

a second light-emitting control transistor, wherein one of a source or a drain of the second light-emitting control transistor is directly connected to the second wire, and another one of the source or the drain of the second light-emitting control transistor is directly connected to another one of the source or the drain of the driving transistor, and a gate of the second light-emitting control transistor is directly connected to the third wire; and

an initialization transistor, wherein a gate of the initialization transistor is electrically connected to the fifth wire, one of a source or a drain of the initialization transistor is electrically connected to the fourth wire, and another one of the source or the drain of the initialization transistor is directly connected to any one of one of the source or the drain of the first light-emitting control transistor, another one of the source or the drain of the first light-emitting control transistor, or the gate of the driving transistor;

wherein, in an initialization phase of the pixel circuit, at least one of the compensation transistor, the second light-emitting control transistor, or the initialization transistor is in an on state.

7. The pixel circuit according to claim 6 , wherein the compensation transistor is an N-channel type oxide thin film transistor; and the first light-emitting control transistor is a P-channel type thin film transistor.

8. The pixel circuit according to claim 7 , wherein the first light-emitting control transistor is a polysilicon thin film transistor; and the driving transistor is a polysilicon thin film transistor.

9. The pixel circuit according to claim 6 , wherein the third wire is configured to transmit a gray-scale modulation signal.

10. The pixel circuit according to claim 6 , wherein the pixel circuit further comprises:

a sixth wire;

a seventh wire;

an eighth wire;

a light-emitting device, an anode of the light-emitting device is electrically connected to another one of the source or the drain of the first light-emitting control transistor, and a cathode of the light-emitting device is electrically connected to the sixth wire; and

a writing transistor, one of a source or a drain of the writing transistor is electrically connected to the seventh wire, a gate of the writing transistor is electrically connected to the eighth wire, and another one of the source or the drain of the writing transistor is electrically connected to one of the source or the drain of the driving transistor.

11. A display panel, comprising a pixel circuit, wherein the pixel circuit comprises:

a first wire;

a first light-emitting control unit, wherein a control terminal of the first light-emitting control unit is electrically connected to the first wire;

a driving unit, wherein one terminal of the driving unit is electrically connected to one terminal of the first light-emitting control unit;

a compensation unit, wherein one terminal of the compensation unit is electrically connected to the driving unit, another terminal of the compensation unit is electrically connected to a control terminal of the driving unit, and a control terminal of the compensation unit is electrically connected to the first wire;

a second wire;

a third wire;

a fourth wire;

a fifth wire;

a second light-emitting control unit, wherein one terminal of the second light-emitting control unit is directly connected to the second wire, another terminal of the second light-emitting control unit is directly connected to another terminal of the driving unit, and a control terminal of the second light-emitting control unit is directly connected to the third wire;

an initialization unit, wherein a control terminal of the initialization unit is electrically connected to the fifth wire, one terminal of the initialization unit is electrically connected to the fourth wire, and another terminal of the initialization unit is directly connected to any one of one terminal of the first light-emitting control unit, another terminal of the first light-emitting control unit, or the control terminal of the driving unit; and

a storage unit, one terminal of the storage unit is electrically connected to the control terminal of the driving unit;

wherein, in an initialization phase of the pixel circuit, at least one of the compensation unit, the first light-emitting control unit, and or the initialization unit is in an on state.

12. The display panel according to claim 11 , wherein a switching element used in the compensation unit is an N-channel type oxide thin film transistor; and a switching element used in the first light-emitting control unit is a P-channel type thin film transistor.

13. The display panel of claim 12 , wherein the switching element used in the first light-emitting control unit is a polysilicon thin film transistor; and a switching element used in the driving unit is a polysilicon thin film transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2021
From: WANG, XUANYUN; CHEN, CHENG; DAI, CHAO; ZHANG, YIXIAN
To: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
Reel/Frame 057972/0038 →
Priority Claims (1)
CN 202110981828.X · Aug 25, 2021 · national
Continuity (1)
Related Publication 20240021152A1 · Jan 18, 2024
References Cited (15)
US 10964264B1 · Kim · 2021 [cited by examiner]
US 11508309B2 · Lin · 2022 [cited by examiner]
US 20160189603A1 · Lee · 2016 [cited by examiner]
US 20160322446A1 · Park · 2016 [cited by examiner]
US 20190371238A1 · Gao · 2019 [cited by examiner]
US 20200410932A1 · Kobayashi · 2020 [cited by applicant]
US 20200410934A1 · Jeon · 2020 [cited by examiner]
US 20230133704A1 · Gai · 2023 [cited by examiner]
CN 107452331A · 2017 [cited by applicant]
CN 112735314 · 2021 [cited by examiner]
CN 113066434A · 2021 [cited by applicant]
CN 113096602A · 2021 [cited by applicant]
KR 20120002070A · 2012 [cited by applicant]
International Search Report in International application No. PCT/CN2021/116654,mailed on May 26, 2022. [cited by applicant]
Written Opinion of the International Search Authority in International application No. PCT/CN2021/116654,mailed on May 26, 2022. [cited by applicant]