IP Library Granted Patent US 12,206,374
Granted Patent B2
US 12,206,374 · App. 17/363,627 · Granted Jan 21, 2025

Power amplifying circuit

Inventors: Hisanori Namie (Kyoto, JP); Satoshi Goto (Kyoto, JP); Tomoaki Sato (Kyoto, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H03G3/3042H03F3/45475H03F2200/06H03F2200/09H03G2201/103
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,206,374
App. No.
17/363,627
Granted
Jan 21, 2025
Kind
B2
Abstract

A power amplifying circuit includes a single-ended amplifier, a differential amplifier, a first balun transformer, a second balun transformer, and a first switching circuit. The single-ended amplifier operates in a first mode and a second mode different from the first mode. The differential amplifier operates in the second mode. The first balun transformer converts an unbalanced output signal from the single-ended amplifier into a differential signal and outputs the differential signal to the differential amplifier. The second balun transformer converts a balanced output signal from the differential amplifier into an unbalanced output signal. The first switching circuit outputs the unbalanced output signal from the single-ended amplifier in the first mode and outputs the unbalanced output signal from the second balun transformer in the second mode.

Claims (32)

1. A power amplifying circuit comprising:

a single-ended amplifier configured to operate in a first mode and a second mode, the second mode being different from the first mode;

a differential amplifier configured to operate in the second mode;

a first balun transformer configured to convert an unbalanced output signal from the single-ended amplifier into a differential signal, and configured to output the differential signal to the differential amplifier;

a second balun transformer configured to convert a balanced output signal from the differential amplifier into an unbalanced output signal; and

a first switching circuit configured to selectively output the unbalanced output signal from the single-ended amplifier in the first mode, or the unbalanced output signal from the second balun transformer in the second mode.

2. The power amplifying circuit according to claim 1 , further comprising:

a first capacitor that is between the single-ended amplifier and a first end of an input-side winding of the first balun transformer; and

a second switching circuit configured to selectively connect a second end of the input-side winding of the first balun transformer to a reference potential in the second mode.

3. The power amplifying circuit according to claim 1 ,

wherein the single-ended amplifier is connected to a first end of an input-side winding of the first balun transformer, and

wherein a power supply voltage of the single-ended amplifier is supplied to a second end of the input-side winding of the first balun transformer.

4. The power amplifying circuit according to claim 2 , wherein the first switching circuit is configured to short-circuit an unbalanced-output path of the single-ended amplifier and an unbalanced-output path of the second balun transformer in the first mode.

5. The power amplifying circuit according to claim 3 , wherein the first switching circuit is configured to short-circuit an unbalanced-output path of the single-ended amplifier and an unbalanced-output path of the second balun transformer in the first mode.

6. The power amplifying circuit according to claim 4 , further comprising:

a second capacitor in the unbalanced-output path of the second balun transformer,

wherein a first end of the second capacitor is connected to a first end of an output-side winding of the second balun transformer, and a second end of the second capacitor is connected to a first end of the first switching circuit.

7. The power amplifying circuit according to claim 5 , further comprising:

a second capacitor in the unbalanced-output path of the second balun transformer,

wherein a first end of the second capacitor is connected to a first end of an output-side winding of the second balun transformer, and a second end of the second capacitor is connected to a first end of the first switching circuit.

8. The power amplifying circuit according to claim 1 , further comprising:

a third switching circuit configured to selectively connect an output of the first switching circuit to one of a plurality of output paths; and

a matching circuit that is between the first switching circuit and the third switching circuit.

9. The power amplifying circuit according to claim 8 , wherein the matching circuit is a variable matching circuit that is configured to adjust characteristics of the output signal from the first switching circuit.

10. A power amplifying circuit comprising:

a single-ended amplifier configured to operate in a first mode and a second mode, the second mode being different from the first mode;

a differential amplifier configured to operate in the second mode;

a first balun transformer configured to convert an unbalanced output signal from the single-ended amplifier into a differential signal, and configured to output the differential signal to the differential amplifier;

a second balun transformer configured to convert a balanced output signal from the differential amplifier into an unbalanced output signal; and

a first switching circuit configured to selectively output the unbalanced output signal from the single-ended amplifier in the first mode, and configured to output the unbalanced output signal from the second balun transformer in the second mode,

wherein the single-ended amplifier is connected to a first end of an input-side winding of the first balun transformer, and

wherein a power supply voltage of the single-ended amplifier is supplied to a second end of the input-side winding of the first balun transformer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2023
From: NAMIE, HISANORI; GOTO, SATOSHI; SATO, TOMOAKI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 065894/0561 →
Priority Claims (1)
JP 2020-114450 · Jul 1, 2020 · national
Continuity (1)
Related Publication 20220006437A1 · Jan 6, 2022
References Cited (8)
US 6625430B2 · Doherty · 2003 [cited by examiner]
US 9160377B2 · Lee et al. · 2015 [cited by applicant]
US 11671061B2 · Gebeyehu · 2023 [cited by examiner]
US 20110115565A1 · Cabanillas · 2011 [cited by applicant]
US 20140312972A1 · Yoneda et al. · 2014 [cited by applicant]
US 20200091879A1 · Lyalin et al. · 2020 [cited by applicant]
JP 2014225862A · 2014 [cited by applicant]
KR 1020120093357A · 2012 [cited by applicant]