IP Library › Granted Patent US 12,210,404
Granted Patent B2
US 12,210,404 · App. 18/073,510 · Granted Jan 28, 2025

Lockup detection circuit for an eUSB repeater

Inventor: Kenneth Jaramillo (Gilbert, AZ)
Assignee: NXP USA, Inc.
G06F11/0757G06F11/0745G06F11/1441G06F11/3027
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,210,404
App. No.
18/073,510
Granted
Jan 28, 2025
Kind
B2
Abstract

Embodiments of a method and a device of lockup detection for an eUSB repeater are described. In an embodiment, the method involves detecting received data at an analog receiver on a first side of the eUSB repeater, detecting an enable signal for an analog transmitter on a second side of the eUSB repeater, detecting an idle condition of the analog receiver on the first side of the eUSB repeater after detecting the enable signal, setting a timer, determining that the timer has elapsed, and resetting the eUSB repeater after the timer has elapsed while an idle condition is detected on the first side and the enable signal is detected on the second side of the eUSB repeater.

Claims (40)

1. A method of lockup detection for an eUSB repeater, the method comprising:

detecting received data at an analog receiver on a first side of the eUSB repeater;

detecting an enable signal for an analog transmitter on a second side of the eUSB repeater;

detecting an idle condition of the analog receiver on the first side of the eUSB repeater after detecting the enable signal;

setting a timer;

determining that the timer has elapsed; and

resetting the eUSB repeater after the timer has elapsed while an idle condition is detected on the first side and the enable signal is detected on the second side of the eUSB repeater.

2. The method of claim 1 , wherein detecting an idle condition comprises detecting that two input lines to the analog receiver are both low.

3. The method of claim 1 , wherein detecting an idle condition comprises detecting that an Idle “J” is present on two input lines to the analog receiver.

4. The method of claim 1 wherein detecting an idle condition comprises detecting that an input line to the analog receiver is high and another input line to the analog receiver is low.

5. The method of claim 1 , further comprising determining a speed mode of the eUSB repeater and detecting an idle condition based on the speed mode.

6. The method of claim 1 , further comprising resetting the timer whenever the idle condition is not present on the first side of the eUSB repeater.

7. The method of claim 1 , wherein the timer has a duration of at least 10 USB Low Speed Unit Intervals (UI).

8. The method of claim 1 , wherein determining that the timer has elapsed comprises detecting that the enable signal is active for a duration of the timer.

9. The method of claim 1 , wherein determining that the timer has elapsed comprises detecting that the analog receiver is receiving an SE0 idle (eUSB) or a J (USB) for a duration of the timer.

10. The method of claim 1 , further comprising:

generating a possible lockup signal when the idle condition is detected and the enable signal is detected; and

applying the possible lockup signal to a counter,

wherein determining that the timer has elapsed comprises determining that the counter has incremented to reach a pre-configured count.

11. The method of claim 1 , wherein resetting the eUSB repeater comprises applying reset signals to state elements of the eUSB repeater that control the data signals of the eUSB repeater.

12. The method of claim 11 , wherein resetting the eUSB repeater comprises applying reset signals to state elements of the eUSB repeater that control the control signals of the eUSB repeater.

13. The method of claim 1 , wherein resetting the eUSB repeater comprises applying reset signals to flip-flops of the eUSB repeater that determine an end of packet.

14. A lockup detection circuit for an eUSB repeater, the circuit comprising:

a first logic gate coupled to an analog receiver of the eUSB repeater to generate an idle signal upon detecting an idle condition of an input of the analog receiver;

an AND gate coupled to the first logic gate and to an analog transmitter of the eUSB repeater to receive an enable signal, the AND gate to generate a possible lockup signal upon receiving the idle signal and the enable signal;

a timer coupled to the possible lockup signal, the timer being started in response to the possible lockup signal; and

a second logic gate to reset the eUSB repeater after the timer has elapsed while the idle condition is detected and the enable signal is detected.

15. The circuit of claim 14 , wherein the analog receiver is coupled to two input lines of a first bus and wherein the first logic gate detects the idle condition upon detecting that the two input lines are both low.

16. The circuit of claim 14 , wherein the first logic gate is coupled to a mode selector signal to indicate a low speed mode or a full speed mode, the first logic gate being configured to generate the idle signal in response to the mode selector signal and upon detecting an idle condition of an input of the analog receiver.

17. An eUSB repeater comprising:

an analog receiver coupled to a first bus;

an analog transmitter coupled to a second bus having an enable signal that is active when the analog transmitter is active;

repeating mode logic between the analog receiver and the analog transmitter to repeat data received on the first bus through the analog receiver to the second bus through the analog transmitter; and

a lockup detection circuit having a first logic gate coupled to the analog receiver to generate an idle signal upon detecting an idle condition of the analog receiver, an AND gate coupled to the first logic gate and to the analog transmitter to receive the enable signal, the AND gate to generate a possible lockup signal upon receiving the idle signal and the enable signal, a timer coupled to the possible lockup signal, the timer being started in response to the possible lockup signal, and a second logic gate coupled to the repeating mode logic to reset the repeating mode logic after the timer has elapsed.

18. The repeater of claim 17 , wherein the second logic gate is further coupled to the timer to reset the timer after the timer has elapsed.

19. The repeater of claim 17 , wherein the repeating mode logic comprises a state element configured to control signal paths through the repeating mode logic and wherein the second logic gate is coupled to the state element to clear the state of the state element.

20. The repeater of claim 17 , wherein the lockup detection circuit further comprises:

a first detection logic gate coupled to input lines of the analog receiver and configured to generate a first idle signal in response to a first mode of the first bus, the first idle signal being coupled to the first logic gate; and

a second detection logic gate coupled to the input lines of the analog receiver and configured to generate a second idle signal in response to a second mode of the first bus,

wherein the first logic gate is coupled to a mode selector signal and selects the first idle signal or the second idle signal as the idle signal in response to the mode selector signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2022
From: JARAMILLO, KENNETH
To: NXP USA, INC.
Reel/Frame 061982/0256 →
Continuity (1)
Related Publication 20240184656A1 · Jun 6, 2024
References Cited (43)
US 5243623A · Murdock · 1993 [cited by applicant]
US 5289415A · DiMarco et al. · 1994 [cited by applicant]
US 5371763A · Ota et al. · 1994 [cited by applicant]
US 5414310A · Fattaruso · 1995 [cited by applicant]
US 5466944A · Krause · 1995 [cited by applicant]
US 5671376A · Bucher et al. · 1997 [cited by applicant]
US 5861828A · Pris · 1999 [cited by applicant]
US 6119183A · Briel et al. · 2000 [cited by applicant]
US 6260092B1 · Story · 2001 [cited by examiner]
US 6304496B1 · Tsukikawa · 2001 [cited by applicant]
US 6700970B1 · Aronson et al. · 2004 [cited by applicant]
US 6731139B1 · Wert et al. · 2004 [cited by applicant]
US 8078768B2 · Manor et al. · 2011 [cited by applicant]
US 9239810B2 · Chen et al. · 2016 [cited by applicant]
US 10802566B1 · Lam et al. · 2020 [cited by applicant]
US 10891242B2 · Wente et al. · 2021 [cited by applicant]
US 20020003436A1 · Andrews et al. · 2002 [cited by applicant]
US 20020087606A1 · Harness et al. · 2002 [cited by applicant]
US 20020181402A1 · Lemoff et al. · 2002 [cited by applicant]
US 20050246125A1 · Marsh et al. · 2005 [cited by applicant]
US 20070219748A1 · Iwasa · 2007 [cited by examiner]
US 20080140907A1 · Dreps et al. · 2008 [cited by applicant]
US 20080195792A1 · Teil et al. · 2008 [cited by applicant]
US 20090303883A1 · Kucharczyk et al. · 2009 [cited by applicant]
US 20130111076A1 · Vaynberg · 2013 [cited by examiner]
US 20140006664A1 · Chen et al. · 2014 [cited by applicant]
US 20140006674A1 · Chan · 2014 [cited by examiner]
US 20140359176A1 · Kim · 2014 [cited by applicant]
US 20150227489A1 · Chen et al. · 2015 [cited by applicant]
US 20150269112A1 · Hsueh et al. · 2015 [cited by applicant]
US 20160162427A1 · Kang et al. · 2016 [cited by applicant]
US 20160269126A1 · Maung · 2016 [cited by examiner]
US 20170181081A1 · Kim · 2017 [cited by applicant]
US 20180285308A1 · Liu et al. · 2018 [cited by applicant]
US 20190056873A1 · Zhu et al. · 2019 [cited by applicant]
US 20220206556A1 · Erdogan et al. · 2022 [cited by applicant]
US 20230155604A1 · Greenslade · 2023 [cited by applicant]
Apple Inc. et al.; “Embedded USB2 (eUSB2) Physical Layer Supplement to the USB Revision 2.0 Specification”; Revision 1.2; 2018; 169 pgs. [cited by applicant]
U.S. Appl. No. 18/073,507, filed Dec. 1, 2022, 59 pages. [cited by applicant]
Embedded USB2 (eUSB2) Physical Layer Supplement to the USB Revision 2.0 Specification Revision 1.1 (Year: 2018). [cited by applicant]
U.S. Appl. No. 18/073,507 Non-Final Office Action mailed Apr. 17, 2024, 21 pages. [cited by applicant]
U.S. Appl. No. 18/073,507 Final Office Action mailed Jul. 30, 2024, 20 pages. [cited by applicant]
U.S. Appl. No. 18/073,507 Notice of Allowance mailed Oct. 17, 2024, 7 pages. [cited by applicant]