IP Library › Granted Patent US 12,210,620
Granted Patent B2
US 12,210,620 · App. 17/203,553 · Granted Jan 28, 2025

Apparatus and method to detect power supply security attack and risk mitigation

Inventor: Amit Kumar Srivastava (Folsom, CA)
Assignee: Intel Corporation
G06F21/554G06N3/04G06N3/088G06F2221/034
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,210,620
App. No.
17/203,553
Granted
Jan 28, 2025
Kind
B2
Abstract

Hardware based unsupervised based machine-learning (ML) approach to identify a security threat to the processor (e.g., caused by probing of a power supply rail). An apparatus is provided which includes an on-die power supply droop detector as a feature extractor. The droop detector detects a droop in the power supply caused by a probe physically coupling to the power supply rail. The droop detector in combination with machine-learning logic detects change in power supply rail impedance profile due to a probe coupled to the power supply rail. A deep-neural network (DNN) is provided for feature classification that classifies a security threat from normal operation and from operations caused by aging of devices in the processor. The DNN is trained in a training phase or production phase of the processor. An aging sensor is used to distinguish classification of aged data vs. normal data and data from security attack.

Claims (47)

1. An apparatus, comprising:

a droop detector to sample voltages on a power supply rail during a droop on the power supply rail, wherein the voltages are sampled at different time points in a time window to determine a droop profile; and

a machine-learning logic coupled to the droop detector, wherein the machine-learning logic is to extract features of the droop profile and, based on the extracted features, determine whether to classify the droop as a security threat to a processor.

2. The apparatus of claim 1 , wherein the droop detector comprises a comparator, and the machine-learning logic is to adjust a gain of the comparator during unsupervised learning of the machine-learning logic.

3. The apparatus of claim 1 , further comprising a memory to store weights applied by the machine-learning logic to classify the droop.

4. The apparatus of claim 1 , wherein the machine-learning logic is part of an in-memory logic that comprises memory and computational blocks to determine weights and use the weights to classify the droop.

5. The apparatus of claim 1 , wherein the droop detector is to sample voltages on the power supply rail during different droops on the power supply rail, and the voltages of the different droops are sampled at different time points in different time windows to generate an array of data for the machine-learning logic to process.

6. The apparatus of claim 1 , further comprising a shift-register to store an output of the droop detector.

7. The apparatus of claim 1 , wherein: the droop detector comprises a comparator to compare the voltages on the power supply rail to an adjustable reference voltage, the apparatus further comprises a reference generator to provide the adjustable reference voltage to the comparator, and the machine-learning logic is to adjust the adjustable reference voltage.

8. The apparatus of claim 1 , wherein the machine-learning logic comprises a deep neural network to apply unsupervised machine-learning.

9. The apparatus of claim 1 , wherein:

the machine-learning logic is to separate an output of a neural network into clusters; and

to determine whether to classify the droop as the security threat, the machine-learning logic is to determine whether an inter-cluster distance of the neural network is greater than a threshold.

10. The apparatus of claim 9 , wherein:

the power rail is to power the processor; and

to determine whether to classify the droop as involving aging of devices in the processor, the machine-learning logic is to determine whether an intra-cluster distance of the neural network is greater than a threshold.

11. The apparatus of claim 1 , wherein the apparatus is in a system, and if the droop is classified as the security threat, the machine-learning logic is to power down the system.

12. The apparatus of claim 1 , further comprising an aging sensor coupled to the machine-learning logic, wherein the machine-learning logic is to determine whether to classify the droop as an aging-related event based on data from the aging sensor.

13. The apparatus of claim 1 , wherein to determine whether to classify the droop as the security threat:

the droop detector is to sample voltages on the power rail during different droops on the power supply rail, wherein the voltages of the different voltage droops are sampled at different time points in different time windows to determine different droop profiles; and

the machine-learning logic is to extract features of the different droop profiles.

14. The apparatus of claim 1 , wherein:

if the machine-learning logic does not classify the droop as the security threat, the machine-learning logic is to determine whether to classify the droop as an aging event; and

if the machine-learning logic does not classify the droop as the aging event, the machine-learning logic is to determine whether to classify the droop as a non-security event.

15. The apparatus of claim 1 , wherein:

the power rail is to power the processor; and

if the droop is classified as the security threat, the machine-learning logic is to disconnect the processor from a peripheral.

16. The apparatus of claim 1 , wherein if the machine-learning logic classifies the droop as the security threat, the machine-learning logic is to reduce access to a register.

17. An apparatus, comprising:

a voltage regulator coupled to a power supply rail;

an aging sensor to detect aging of one or more devices in the apparatus;

a droop detector to detect a droop of a voltage on the power supply rail; and

a machine-learning logic coupled to the droop detector and the aging sensor, wherein the machine-learning logic is to classify the droop as a security threat to the apparatus when the voltage has a first variation, a non-security event when the voltage has a second variation less than the first variation, or an aging event when the voltage has a variation which is within a range of the second variation.

18. The apparatus of claim 17 , wherein the droop detector is to sample the voltage at different times and for different time windows to generate an array of data for the machine-learning logic, and the machine-learning logic to classify the droop based on the array of data.

19. The apparatus of claim 17 , further comprising a memory to store weights applied by the machine-learning logic to classify the droop.

20. A system, comprising:

a memory; and

a processor coupled to the memory, wherein the processor comprises:

a droop detector to detect a droop profile of a voltage droop on a power supply rail; and

a machine-learning logic coupled to the droop detector, wherein the machine-learning logic is to:

extract features of the droop profile;

implement a neural network;

based on the extracted features, determine an inter-cluster distance of the neural network; and

determine whether to classify the voltage droop as a result of probing of the power supply rail based on the inter-cluster distance.

21. The system of claim 20 , wherein:

the power rail is to power the processor; and

to determine whether to classify the voltage droop as involving aging of devices in the processor, the machine-learning logic is to determine whether an intra-cluster distance of the neural network is greater than a threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2021
From: SRIVASTAVA, AMIT KUMAR
To: INTEL CORPORATION
Reel/Frame 055612/0622 →
Continuity (1)
Related Publication 20220300608A1 · Sep 22, 2022
References Cited (31)
US 5625751A · Brandwajn · 1997 [cited by examiner]
US 8745724B2 · Kothari · 2014 [cited by examiner]
US 9819258B1 · Vandam · 2017 [cited by examiner]
US 10114981B2 · Kwasnick · 2018 [cited by examiner]
US 10171081B1 · Bose · 2019 [cited by examiner]
US 10261561B2 · Chuang · 2019 [cited by examiner]
US 10437311B2 · Chuang · 2019 [cited by examiner]
US 11210444B1 · Chang · 2021 [cited by examiner]
US 11913986B2 · He · 2024 [cited by examiner]
US 20150094975A1 · Zaro · 2015 [cited by examiner]
US 20150378412A1 · Suryanarayanan · 2015 [cited by examiner]
US 20180067541A1 · Chuang · 2018 [cited by examiner]
US 20180189522A1 · Kwasnick · 2018 [cited by examiner]
US 20200104497A1 · Crouch · 2020 [cited by examiner]
US 20200117249A1 · Ferguson · 2020 [cited by examiner]
US 20200176044A1 · Lees · 2020 [cited by examiner]
US 20200249276A1 · Pappu · 2020 [cited by examiner]
US 20200310516A1 · Webel · 2020 [cited by examiner]
US 20210089876A1 · Nikonov · 2021 [cited by examiner]
US 20210116982A1 · Khanna · 2021 [cited by examiner]
US 20210117249A1 · Doshi · 2021 [cited by examiner]
US 20210190835A1 · Felix · 2021 [cited by examiner]
US 20220279220A1 · Khavronin · 2022 [cited by examiner]
US 20220294217A1 · Spalt · 2022 [cited by examiner]
US 20220360076A1 · Sabin · 2022 [cited by examiner]
US 20220365116A1 · Felix · 2022 [cited by examiner]
WO WO2019202494A1 · 2019 [cited by examiner]
Ye et al.; “On-Chip Droop-Induced Circuit Delay Prediction Based on Support-Vector Machines”, 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, No. 4, pp. 665-678. (Year: 2016… [cited by examiner]
Zhang et al.; “Blacklist Core: Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks”, 2018, ACM, pp. 1-6. (Year: 2018). [cited by examiner]
Kenarangi, Farid et al., “Exploiting Machine Learning Against On-Chip Power Analysis Attacks: Tradeoffs and Design Considerations”, IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 66, No. 2, Feb. 2019,… [cited by applicant]
Utyamishev, Dmitry et al., “Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, … [cited by applicant]