IP Library › Granted Patent US 12,214,672
Granted Patent B2
US 12,214,672 · App. 18/019,246 · Granted Feb 4, 2025

Short circuit protection system for battery packs

Inventors: Murat Kubilay Ozguc (Istanbul, TR); Derya Ahmet Kocabas (Istanbul, TR)
Assignee: ISTANBUL TEKNIK UNIVERSITESI
B60L3/0046H02H7/18B60L3/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,214,672
App. No.
18/019,246
Granted
Feb 4, 2025
Kind
B2
Abstract

A short circuit protection system for high voltage battery packs which is semiconductor based and provides protection with a faster response time, comprises a desaturation circuit comprising a resistor, a capacitor, and a diode, a MOSFET connected with the desaturation circuit, a driver for driving the MOSFET, a gate resistor with one end connected with the driver and another end connected with the MOSFET, a amplifier circuit configured to amplify the voltage signal passing through the gate resistor, a integral circuit connected with the output of the amplifier circuit and is configured to integrate the current measured from the gate resistor to find the load value of the gate resistor, a gate comparison circuit with one input connected with the gate resistor and another input connected with the integral circuit, a comparison circuit with one input connected with the desaturation circuit and another input connected with the gate comparison circuit.

Claims (15)

1. A short circuit protection system preferably for high voltage battery packs which is semiconductor based and provides protection with a faster response time, comprising:

at least one desaturation circuit comprising at least one resistor, at least one capacitor, and at least one diode,

at least one MOSFET connected with the desaturation circuit,

at least one driver for driving the MOSFET,

at least one gate resistor, wherein one end of the at least one gate resistor is connected with the driver and the other end of the at least one gate resistor is connected with the MOSFET,

at least one amplifier circuit configured to amplify the voltage signal passing through the gate resistor,

at least one integral circuit connected with the output of the amplifier circuit and is configured to integrate the current measured from the gate resistor to find the load value of the gate resistor,

at least one gate comparison circuit, wherein one input of the at least one gate comparison circuit is connected with the gate resistor for measuring the voltage passing through the gate resistor and the other input of the at least one gate comparison circuit is connected with the integral circuit for measuring the load on the gate resistor and comparing the voltage and load values,

at least one comparison circuit, wherein one input of the at least one comparison circuit is connected with the desaturation circuit and the other input of the at least one comparison circuit is connected with the gate comparison circuit and is configured to compare error signals from the desaturation and gate comparison circuits and generate a result signal.

2. The short circuit protection system according to claim 1 , wherein the at least one MOSFET is connected in reverse series.

3. The short circuit protection system according to claim 2 , wherein the comparison circuit further comprises at least one logic gate.

4. The short circuit protection system according to claim 2 , wherein the comparison circuit further comprises an AND logic gate.

5. The short circuit protection system according to claim 1 , wherein the comparison circuit further comprises at least one logic gate.

6. The short circuit protection system according to claim 5 , wherein the comparison circuit further comprises an AND logic gate.

7. The short circuit protection system according to claim 1 , wherein the comparison circuit further comprises an AND logic gate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2023
From: OZGUC, MURAT KUBILAY; KOCABAS, DERYA AHMET
To: ISTANBUL TEKNIK UNIVERSITESI
Reel/Frame 062622/0828 →
Priority Claims (1)
TR 2021/009693 · Jun 14, 2021 · national
Continuity (1)
Related Publication 20230286384A1 · Sep 14, 2023
References Cited (7)
US 5963019A · Cheon · 1999 [cited by applicant]
US 20170025843A1 · Liu et al. · 2017 [cited by applicant]
US 20180183228A1 · Huber · 2018 [cited by examiner]
US 20180331544A1 · Dulle · 2018 [cited by applicant]
CN 111244883A · 2020 [cited by examiner]
CN 112865767A · 2021 [cited by examiner]
CN 111244883B · 2021 [cited by examiner]