IP Library › Granted Patent US 12,217,670
Granted Patent B2
US 12,217,670 · App. 17/638,942 · Granted Feb 4, 2025

Pixel driving circuit and driving method therefor, display panel and driving method therefor

Inventor: Xinshe Yin (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3233G09G2300/0852G09G2310/061G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,217,670
App. No.
17/638,942
Granted
Feb 4, 2025
Kind
B2
Abstract

A pixel driving circuit and a driving method therefor, and a display panel and a driving method therefor are described. The pixel driving circuit includes a signal writing circuit connected to a composite signal end, a gate driving signal end, and a first node, configured to transmit a signal of the composite signal end in response to a signal of the gate driving signal end; a driving circuit; a first memory circuit connected between the first node and a second node; a second memory circuit connected between the second node and a first power supply end; a compensation circuit connected to the second node, a third node, and a control signal end; a light-emitting control circuit connected to the third node, a fourth node, and an enable signal end; and a reset circuit connected to the composite signal end, the second node, and a reset signal end.

Claims (19)

1. A method for driving a display panel, wherein

the display panel, comprising:

a pixel driving circuit, wherein the pixel driving circuit comprises:

a signal writing circuit connected to a composite signal end, a gate driving signal end, and a first node, and configured to transmit a signal of the composite signal end to the first node in response to a signal of the gate driving signal end;

a driving circuit connected to a first power supply end, a second node, and a third node, and configured to input a driving current to the third node according to a signal of the second node;

a first memory circuit connected between the first node and the second node;

a second memory circuit connected between the second node and the first power supply end;

a compensation circuit connected to the second node, the third node, and a control signal end, and configured to connect the second node and the third node in response to a signal of the control signal end;

a light-emitting control circuit connected to the third node, a fourth node, and an enable signal end, and configured to connect the third node and the fourth node in response to a signal of the enable signal end; and

a reset circuit connected to the composite signal end, the second node, and a reset signal end, and configured to transmit the signal of the composite signal end to the second node in response to a signal of the reset signal end, wherein the reset circuit is directly connected to the composite signal end;

wherein the composite signal end is configured to output an initialization signal in a reset phase, output a reference voltage signal in a threshold establishing phase, and output a data signal in a data writing phase, and wherein the initialization signal is different from the reference voltage signal; and

wherein the pixel driving circuit and other pixel driving circuits in a same row are connected to the same enable signal end; and

in a same frame, enable signal ends connected to pixel driving circuits in a plurality rows are configured to output active levels row by row, wherein a duration of an active level output by the enable signal end connected to each row of the pixel driving circuits is equal, and the duration of the active level output by the enable signal end connected to each row of the pixel driving circuits is less than a duration of a scanning period;

one frame period of the display panel comprises a first blank period, the scanning period, and a second blank period in order; and

the reset phase and the threshold establishing phase of each pixel driving circuit of the display panel are within a second blank period of a previous frame.

2. The method for driving the display panel according to claim 1 , wherein the data writing phase of each pixel driving circuit of the display panel is in the scanning period of the frame.

3. The method for driving the display panel according to claim 1 , wherein

each pixel driving circuit has a preset duration after terminating the data writing phase and before starting a light-emitting phase, and

during a driving process of each pixel driving circuit, the preset duration is equal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2024
From: YIN, XINSHE
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 069045/0829 →
Priority Claims (1)
CN 202010356112.6 · Apr 29, 2020 · national
Continuity (1)
Related Publication 20220319426A1 · Oct 6, 2022
References Cited (23)
US 10304389B2 · Li · 2019 [cited by applicant]
US 10679554B2 · Zhang et al. · 2020 [cited by applicant]
US 20110025653A1 · Ikeda · 2011 [cited by examiner]
US 20120007848A1 · Han · 2012 [cited by examiner]
US 20180130412A1 · Zhang et al. · 2018 [cited by applicant]
US 20190096334A1 · Li · 2019 [cited by examiner]
US 20200365074A1 · Hashimoto · 2020 [cited by examiner]
CN 1595484A · 2005 [cited by applicant]
CN 1835059A · 2006 [cited by applicant]
CN 102930824A · 2013 [cited by applicant]
CN 104821150A · 2015 [cited by applicant]
CN 106898304A · 2017 [cited by applicant]
CN 106960659A · 2017 [cited by applicant]
CN 107507566A · 2017 [cited by applicant]
CN 107993612A · 2018 [cited by applicant]
CN 108447446A · 2018 [cited by applicant]
CN 109935207A · 2019 [cited by applicant]
CN 110675822A · 2020 [cited by applicant]
CN 111402807A · 2020 [cited by applicant]
KR 100873075B1 · 2008 [cited by applicant]
International Search Report and Written Opinion mailed on Jun. 23, 2021, corresponding PCT/CN2021/085627, 3 pages. [cited by applicant]
Office Action issued on Dec. 3, 2020, in corresponding Chinese patent Application No. 202010356112.6, 24 pages. [cited by applicant]
Office Action issued on May 11, 2021, in corresponding Chinese patent Application No. 202010356112.6, 17 pages. [cited by applicant]