IP Library Granted Patent US 12,223,994
Granted Patent B2
US 12,223,994 · App. 18/606,333 · Granted Feb 11, 2025

Memory arrays, ferroelectric transistors, and methods of reading and writing relative to memory cells of memory arrays

Inventors: Durai Vishak Nirmal Ramaswamy (Boise, ID); Wayne Kinney (Emmett, ID)
Assignee: Micron Technology, Inc.
G11C11/2275G11C11/223G11C11/2273H01L29/40111H01L29/78391H01L29/7881H10B51/30H10B53/30G11C11/2257
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,223,994
App. No.
18/606,333
Granted
Feb 11, 2025
Kind
B2
Abstract

Some embodiments include a ferroelectric transistor. The transistor has gate dielectric material configured as a first container, with the first container having a first inner surface. Metal-containing material is configured as a second container nested within said first container. The second container has a second inner surface with an area less than the first inner surface. Ferroelectric material is configured as a third container nested within the second container. The third container has a third inner surface with an area less than the second inner surface. Gate material is within the third container. Some embodiments include memory arrays having ferroelectric transistors as memory cells. Some embodiments include methods of writing/reading relative to memory cells of memory arrays when the memory cells are metal-ferroelectric-metal-insulator-semiconductor (MFMIS) transistors.

Claims (11)

1. A method of forming a ferroelectric transistor, comprising:

forming gate dielectric material configured as a first container, the first container having a first opening extending into the dielectric material and being defined by a first inner bottom surface and a first inner sidewall surface extending orthogonally relative to the first inner bottom surface;

forming a metal-containing material configured as a second container nested within said first opening, the second container having a second opening extending into the metal containing material and being defined by a second inner bottom surface with an area less than the first inner surface and having a second inner sidewall surface extending orthogonally relative to the second inner;

forming a ferroelectric material configured as a third container nested within the second opening, the third container having a third inner bottom surface with an area less than the second inner surface and having a third inner sidewall surface extending orthogonally relative to the third inner bottom surface;

forming a gate material within the third container, wherein a common sidewall surface extends orthogonally relative to the first, second and third inner bottom surfaces; and

forming an insulative sidewall spacer material along the common sidewall surface in direct physical contact with each of the metal-containing material, the gate dielectric material, the ferroelectric material and the gate material.

2. The method of claim 1 wherein the first, second and third containers are elbow-shaped.

3. The method of claim 1 wherein an edge of the second container is inset relative to an edge of the first container.

4. The method of claim 3 wherein an edge of the third container is inset relative to an edge of the first container by about a same amount as the edge of the second container is inset relative to the edge of the first container.

5. The method of claim 3 wherein an edge of the third container is inset relative to an edge of the first container by a greater amount than the edge of the second container is inset relative to the edge of the first container.

6. The method of claim 3 wherein an edge of the third container is inset relative to an edge of the first container by about a lesser amount than the edge of the second container is inset relative to the edge of the first container.

Continuity (4)
Division 17589603 · Jan 31, 2022
Division 16838585 · Apr 2, 2020
Division 15134221 · Apr 20, 2016
Related Publication 20240265960A1 · Aug 8, 2024
References Cited (36)
US 6046927A · Lee et al. · 2000 [cited by applicant]
US 6337805B1 · Forbes et al. · 2002 [cited by applicant]
US 6894330B2 · Bachhofer et al. · 2005 [cited by applicant]
US 7226795B2 · Sakai · 2007 [cited by applicant]
US 7426130B2 · Jeon · 2008 [cited by applicant]
US 8164941B2 · Kang et al. · 2012 [cited by applicant]
US 9263577B2 · Ramaswamy et al. · 2016 [cited by applicant]
US 9281044B2 · Ramaswamy et al. · 2016 [cited by applicant]
US 10199984B2 · Domingues Dos Santos et al. · 2019 [cited by applicant]
US 10636471B2 · Ramaswamy · 2020 [cited by examiner]
US 20010018221A1 · Takasu et al. · 2001 [cited by applicant]
US 20020038402A1 · Kanaya · 2002 [cited by applicant]
US 20030086285A1 · Yamaguchi · 2003 [cited by applicant]
US 20030235067A1 · Sakai et al. · 2003 [cited by applicant]
US 20040058493A1 · Demange et al. · 2004 [cited by applicant]
US 20060160251A1 · Dyreklev et al. · 2006 [cited by applicant]
US 20080203443A1 · Wilson et al. · 2008 [cited by applicant]
US 20120195094A1 · Greco et al. · 2012 [cited by applicant]
US 20140340952A1 · Ramaswamy et al. · 2014 [cited by applicant]
US 20160005749A1 · Li et al. · 2016 [cited by applicant]
US 20160027490A1 · Muller · 2016 [cited by applicant]
US 20160071947A1 · Wiatr et al. · 2016 [cited by applicant]
CN 1320928 · 2001 [cited by applicant]
CN 1637929 · 2005 [cited by applicant]
CN 1689161 · 2005 [cited by applicant]
CN 101276638 · 2008 [cited by applicant]
CN 105308751 · 2016 [cited by applicant]
FR 3004854 · 2014 [cited by applicant]
TW 201603281 · 2016 [cited by applicant]
WO PCTUS2017027987 · 2018 [cited by applicant]
CN 201780024915.8 SR Trans., Sep. 23, 2022, Micron Technology, Inc. [cited by applicant]
WO PCT/US2017/027987 Search Rept., Aug. 28, 2017, Micron Technology, Inc. [cited by applicant]
WO PCT/US2017/027987 Writ. Opin., Aug. 28, 2017, Micron Technology, Inc. [cited by applicant]
TW TW 106113156 SR Translation, Apr. 3, 2018, Micron Technology, Inc. [cited by applicant]
Arimoto et al., “Current Status of Ferroelectric Random-Access Memory”, MRS Bulletin, Nov. 2004, United Kingdom, pp. 823-828. [cited by applicant]
Tokumitsu et al., “Nonvolatile Ferroelectric-Gate Field-Effect Transistors using SrBi2TaO9/Pt/SrTa2O6/SiON/Si Structures”, Applied Physics Letters vol. 75, No. 4, Jul. 26, 1999, United States, pp. 575-577. [cited by applicant]