IP Library › Granted Patent US 12,224,770
Granted Patent B2
US 12,224,770 · App. 17/693,995 · Granted Feb 11, 2025

Receiver receiving a signal including physical layer frames, and including a convolutional deinterleaver and a deinterleaver selector

Inventor: Matthew Paul Athol Taylor (Ringwood, GB)
Assignee: SATURN LICENSING LLC
H03M13/2732H03M13/23H03M13/2792H04L1/0045H03M13/2782H03M13/2789H03M13/6508
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,224,770
App. No.
17/693,995
Granted
Feb 11, 2025
Kind
B2
Abstract

A receiver is arranged for receiving a signal comprising an interleaved symbol stream. The receiver comprises a convolutional deinterleaver comprising a plurality of delay portions each of which is arranged to delay symbols from the symbol stream from an input to an output by a different amount, the delay portions being arranged in a sequence. An input selector is configured to input the symbols from the symbol stream to the delay portions so that successive symbols are input in accordance with the sequence of the delay portions. An output selector configured to read the symbols from the delay portions by successively selecting the symbols from the outputs of the delay portions in accordance with the sequence of the delay portions to form a deinterleaved symbol stream.

Claims (37)

1. A receiver, comprising:

circuitry configured to

receive a frame including a sequence of symbols, mapped on a Quadrature Amplitude Modulation (QAM) constellation, and interleaved in accordance with a convolutional interleaving, the received sequence of symbols being divided into blocks of forward error-correction encoded data,

receive signaling data including a number of symbols indicating a start position of a block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame, the received signaling data being applied to the frame,

deinterleave the received sequence of symbols into an output sequence, in accordance with a plurality n of delay lines, a k-th delay line having k delay elements with k varying from 0 to n−1, and

decode the output sequence in accordance with the signaled number of symbols indicating the start position of the block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame.

2. The receiver as claimed in claim 1 , wherein the start position of the block of forward error-correction encoded data is relative to a first interleaved symbol in the frame.

3. The receiver as claimed in claim 1 , wherein the circuitry further comprises demapper circuitry configured to demap the symbols into the forward error-correction encoded data.

4. The receiver as claimed in claim 1 , wherein the circuitry further comprises a convolutional deinterleaver configured to write one symbol of the received sequence to each of a plurality of delay elements.

5. The receiver as claimed in claim 1 , wherein the circuitry further comprises a convolutional deinterleaver including selectors, the selectors being configured to switch delay lines to deinterleave the sequence of symbols.

6. The receiver as claimed in claim 1 , wherein the circuitry is further configured to set a start position of a delay line selector of a convolutional deinterleaver to a value indicated by the received signaling data to deinterleave the received sequence of symbols at a start of the frame, in response to receiving the signaling data.

7. A television receiver, comprising:

the receiver as claimed in claim 1 , wherein the circuitry is further configured to process data decoded from the received sequence of symbols into audio/video for display.

8. The receiver as claimed in claim 1 , wherein the signaling data indicates a start position of a delay line, having a value between 0 and n−1, the circuitry being further configured to deinterleave the received sequence in accordance with the start position of a delay line.

9. The receiver of claim 1 , wherein the start position indicates the number of symbols relative to a reference point.

10. A method, comprising:

receiving a frame including a sequence of symbols, being mapped on a Quadrature Amplitude Modulation (QAM) constellation, and interleaved in accordance with a convolutional interleaving, the received sequence of symbols being divided into blocks of forward error-correction encoded data,

receiving signaling data including a number of symbols indicating a start position of a block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame, the received signaling data being applied to the frame,

deinterleaving the received sequence of symbols into an output sequence, in accordance with a plurality n of delay lines, a k-th delay line having k delay elements with k varying from 0 to n−1, and

decoding the output sequence in accordance with the signaled number of symbols indicating the start position of the block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame.

11. The method as claimed in claim 10 , wherein the start position of the block of forward error-correction encoded data is relative to a first interleaved symbol in the frame.

12. The method as claimed in claim 10 , wherein the method further comprising demapping the received symbols into the forward error-correction encoded data.

13. The method as claimed in claim 10 , wherein the deinterleaving further comprises writing one symbol of the received sequence to each of a plurality of delay elements.

14. The method as claimed in claim 10 , wherein the deinterleaving further comprises selecting delay lines to deinterleave the sequence of symbols.

15. The method as claimed in claim 10 , wherein the deinterleaving further comprises setting a start position of a delay line selector to a value indicated by the received signaling data to deinterleave the received sequence of symbols at a start of the frame, in response to receiving the signaling data.

16. A television receiver, comprising:

a display; and

circuitry configured to

receive a frame including a sequence of symbols, being mapped on a Quadrature Amplitude Modulation (QAM) constellation, and interleaved in accordance with a convolutional interleaving, the received sequence of symbols being divided into blocks of forward error-correction encoded data,

receive signaling data including a number of symbols indicating a start position of a block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame, the received signaling data being applied to the frame,

deinterleave the received sequence of symbols into an output sequence, in accordance with a plurality n of delay lines, a k-th delay line having k delay elements with k varying from 0 to n−1, and

decode the output sequence in accordance with the signaled number of symbols indicating the start position of the block of forward error-correction encoded data that results after the convolutional interleaving has been performed for the frame.

17. The television receiver as claimed in claim 16 , wherein the start position of the block of forward error-correction encoded data is relative to a first interleaved symbol in the frame.

18. The television receiver as claimed in claim 16 ,

wherein the circuitry is further configured to process data decoded from the received sequence of symbols into audio/video for display.

19. The television receiver as claimed in claim 16 , wherein the signaling data indicates a start position of a delay line, having a value between 0 and n−1, the circuitry being further configured to deinterleave the received sequence in accordance with the start position of a delay line.

20. The television receiver of claim 16 , wherein the start position indicates the number of symbols relative to a reference point.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2022
From: SONY CORPORATION
To: SATURN LICENSING LLC
Reel/Frame 059525/0734 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2022
From: TAYLOR, MATTHEW PAUL ATHOL
To: SONY CORPORATION
Reel/Frame 059257/0788 →
Priority Claims (1)
GB 1305943 · Apr 2, 2013 · national
Continuity (3)
Continuation 16198921 · Nov 23, 2018
Continuation 14780303
Related Publication 20220200629A1 · Jun 23, 2022
References Cited (29)
US 6151690A · Peeters · 2000 [cited by applicant]
US 6542478B1 · Park · 2003 [cited by applicant]
US 6546520B1 · Cameron · 2003 [cited by examiner]
US 6697993B1 · Lopez · 2004 [cited by examiner]
US 7444556B2 · Welborn et al. · 2008 [cited by applicant]
US 7549093B2 · Heise · 2009 [cited by applicant]
US 7945780B1 · Flynn et al. · 2011 [cited by applicant]
US 8917697B2 · Miki · 2014 [cited by examiner]
US 10177789B2 · Taylor · 2019 [cited by examiner]
US 11303304B2 · Taylor · 2022 [cited by examiner]
US 20030097621A1 · Xin · 2003 [cited by applicant]
US 20050280742A1 · Jaffe · 2005 [cited by examiner]
US 20060153311A1 · Xue et al. · 2006 [cited by applicant]
US 20070157060A1 · Ganga et al. · 2007 [cited by applicant]
US 20080172593A1 · Rainish · 2008 [cited by applicant]
US 20080276138A1 · Flynn et al. · 2008 [cited by applicant]
US 20090180034A1 · Treigherman · 2009 [cited by applicant]
US 20090300300A1 · Treigherman · 2009 [cited by applicant]
US 20100149961A1 · Lee · 2010 [cited by applicant]
US 20100189162A1 · Yoshimoto · 2010 [cited by examiner]
US 20110113305A1 · Liu et al. · 2011 [cited by applicant]
US 20110299628A1 · Ko · 2011 [cited by applicant]
EP 0856949 · 1998 [cited by applicant]
EP 0892501 · 1999 [cited by applicant]
International Search Report Issued May 30, 2014 in PCT/GB2014/050971 filed Mar. 27, 2014. [cited by applicant]
Great Britain Search Report issued Sep. 19, 2013 in GB1305943.1 filed Apr. 2, 2013. [cited by applicant]
“VDSL2—Seamless Depth Change for the Generalized Convolutional Interleaver HH-030”, Texas Instruments, Inc., ITU-T Draft; Study Period 2005-2008, International Telecommunication Union, vol. 4/15, Jan. 17, 2005, pp. 1-12… [cited by applicant]
“G.VDSL: VDSL2 Seamless DRR using a Dynamic Interleaver”, Alcatel Bell, ITU-T Draft: Study Period 2005-2008, International Telecommunication Union, vol. 4/15, Nov. 29, 2004, pp. 1-13, XP017524813. [cited by applicant]
Office Action issued Jul. 31, 2017, in Taiwanese Patent Application No. 103104417 (with English-language Translation). [cited by applicant]