IP Library Granted Patent US 12,237,992
Granted Patent B2
US 12,237,992 · App. 18/275,647 · Granted Feb 25, 2025

Path computation method and apparatus, storage medium, and electronic device

Inventor: Quan Xiong (Shenzhen, CN)
Assignee: ZTE CORPORATION
H04L45/121H04L45/50H04L45/566
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,237,992
App. No.
18/275,647
Granted
Feb 25, 2025
Kind
B2
Abstract

Provided in embodiments of the present disclosure are a path computation method and apparatus, a storage medium, and an electronic device. The method includes: computing, by a controller, a forwarding path and forwarding delay information according to an end-to-end delay requirement; and sending, by the controller, the forwarding path and the forwarding delay information to a device side. Accordingly, the problem that a network path or route computed based on a network graph cannot satisfy service requirements in the related art can be solved, and a determined target path can satisfy the service requirements.

Claims (48)

1. A path computation method, comprising:

computing, by a controller, a forwarding path and forwarding delay information according to an end-to-end delay requirement; and

sending, by the controller, the forwarding path and the forwarding delay information to a device side;

wherein before computing, by the controller, the forwarding path and the forwarding delay information according to the end-to-end delay requirement, the method further comprises: performing a negotiation on a time scheduling based path computation capability with the controller serving as a Path Computation Element (PCE) and the device side serving as a Path Computation Client (PCC);

wherein,

in a PCC-initiate mode or a PCE-initiate mode, in a case of an Internet Protocol (IP)/Multi-Protocol Label Switching (MPLS) network, an extended bit T in an OPEN object of an OPEN message in a Path Computation Element Protocol (PCEP) indicates whether the time scheduling based path computation capability is supported; in a case of a Segment Routing (SR) network, an extended bit T in an SR-PCE-capability sub-TLV indicates whether the time scheduling based path computation capability is supported; and in a case of an SRv6 network, an extended bit T in an SRv6-PCE-capability sub-TLV indicates whether the time scheduling based path computation capability is supported;

or,

in a PCE-based Central Controller (PCECC) mode, an extended bit T in a PCECC capability sub-TLV of an OPEN message indicates whether the time scheduling based path computation capability is supported.

2. The method according to claim 1 , wherein sending, by the controller, the forwarding path and the forwarding delay information to the device side comprises:

sending, by the controller, the forwarding path and the forwarding delay information to the device side through a Path Computation Element Protocol (PCEP), wherein the controller is the PCE.

3. The method according to claim 1 , wherein before computing, by the controller, the forwarding path and the forwarding delay information according to the end-to-end delay requirement, the method further comprises:

in the PCE-initiate mode or the PCECC mode, acquiring, by the controller, the end-to-end delay requirement; and

in the PCC initiate mode, receiving, by the controller, a path computation request sent by a head node serving as a PCC.

4. The method according to claim 3 , wherein

the path computation request is a Path Computation Request (PCReq) message based on a Path Computation Element Protocol (PCEP);

an extended bit T in a Label Switched Path (LSP)-extended-flag Type Length Value (TLV) of an LSP object is carried in the PCReq message, wherein the extended bit T indicates the time scheduling based path computation request; and

an extended time-scheduling TLV in a Label Switched Path Attribute (LSPA) object is carried in the PCReq message, wherein the time-scheduling TLV is used for carrying constraints of end-to-end delay, and the constraints comprise a maximum end-to-end delay, a minimum end-to-end delay, and a maximum end-to-end delay variation.

5. The method according to claim 1 , wherein sending, by the controller, the forwarding path and the forwarding delay information to the device side comprises:

in a PCC-initiate mode or a PCE-initiate mode, the device side is a head node serving as a PCC, and the controller sends the forwarding path and the forwarding delay information to the head node serving as the PCC; and

in a PCECC mode, the device side is a node through which the forwarding path passes, and the controller sends the forwarding path and the forwarding delay information to the node through which the forwarding path passes.

6. The method according to claim 1 , wherein

in a PCC-initiate mode or a PCE-initiate mode, in a case of an Internet Protocol (IP)/Multi-Protocol Label Switching (MPLS) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an Explicit Routing Object (ERO) object; in a case of a Segment Routing (SR) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an SR-ERO object; and in a case of an SR version 6 (SRv6) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an SRv6-ERO object;

or,

in a PCECC mode, the forwarding path and the forwarding delay information are carried in a time-scheduling TLV newly added to a Central Control Instruction (CCI) object.

7. A path computation method, comprising:

receiving, by a device side, a forwarding path and forwarding delay information sent by a controller, wherein the forwarding path and the forwarding delay information are computed by the controller according to an end-to-end delay requirement;

wherein before computing, by the controller, the forwarding path and the forwarding delay information according to the end-to-end delay requirement, the method further comprises: performing a negotiation on a time scheduling based path computation capability with the controller serving as a Path Computation Element (PCE) and the device side serving as a Path Computation Client (PCC);

wherein,

in a PCC-initiate mode or a PCE-initiate mode, in a case of an Internet Protocol (IP)/Multi-Protocol Label Switching (MPLS) network, an extended bit T in an OPEN object of an OPEN message in a Path Computation Element Protocol (PCEP) indicates whether the time scheduling based path computation capability is supported; in a case of a Segment Routing (SR) network, an extended bit T in an SR-PCE-capability sub-TLV indicates whether the time scheduling based path computation capability is supported; and in a case of an SRv6 network, an extended bit T in an SRv6-PCE-capability sub-TLV indicates whether the time scheduling based path computation capability is supported;

or,

in a PCE-based Central Controller (PCECC) mode, an extended bit T in a PCECC capability sub-TLV of an OPEN message indicates whether the time scheduling based path computation capability is supported.

8. The method according to claim 7 , wherein before receiving, by the device side, the forwarding path and the forwarding delay information sent by the controller, the method further comprises:

sending, by the device side, a path computation request to the controller through the PCEP, wherein the controller is the PCE.

9. The method according to claim 8 , wherein

the path computation request is a Path Computation Request (PCReq) message based on the PCEP;

an extended bit T in a Label Switched Path (LSP)-extended-flag Type Length Value (TLV) of an LSP object is carried in the PCReq message, wherein the extended bit T indicates the time scheduling based path computation request; and

an extended time-scheduling TLV in a Label Switched Path Attribute (LSPA) object is carried in the PCReq message, wherein the time-scheduling TLV is used for carrying constraints of end-to-end delay, and the constraints comprise a maximum end-to-end delay, a minimum end-to-end delay, and a maximum end-to-end delay variation.

10. The method according to claim 7 , wherein

in a PCC-initiate mode or a PCE-initiate mode, the device side is a head node serving as a PCC; and

in a PCECC mode, the device side is a node through which the forwarding path passes.

11. The method according to claim 7 , wherein

in a PCC-initiate mode or a PCE-initiate mode, in a case of an Internet Protocol (IP)/Multi-Protocol Label Switching (MPLS) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an Explicit Routing Object (ERO) object; in a case of a Segment Routing (SR) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an SR-ERO object; and in a case of an SR version 6 (SRv6) network, the forwarding path and the forwarding delay information are carried in an extended delay field in an SRv6-ERO object;

or,

in a PCECC mode, the forwarding path and the forwarding delay information are carried in a time-scheduling TLV newly added to a Central Control Instruction (CCI) object.

12. A non-transitory computer-readable storage medium, storing a computer program, wherein the computer program, when running on a processor, causes the processor to execute the method according to claim 1 .

13. An electronic device, comprising a memory and a processor, wherein the memory stores a computer program, and the processor is configured to execute the method according to claim 1 when running the computer program.

14. A non-transitory computer-readable storage medium, storing a computer program, wherein the computer program, when running on a processor, causes the processor to execute the method according to claim 11 .

15. An electronic device, comprising a memory and a processor, wherein the memory stores a computer program, and the processor is configured to execute the method according to claim 7 when running the computer program.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2023
From: XIONG, QUAN
To: ZTE CORPORATION
Reel/Frame 064479/0837 →
Priority Claims (1)
CN 202110502498.1 · May 8, 2021 · national
Continuity (1)
Related Publication 20240297841A1 · Sep 5, 2024
References Cited (9)
US 10757012B2 · Lazzeri et al. · 2020 [cited by applicant]
CN 108989065A · 2018 [cited by applicant]
CN 110474853A · 2019 [cited by applicant]
CN 110677918A · 2020 [cited by applicant]
CN 111970759A · 2020 [cited by applicant]
CN 112532520B · 2022 [cited by examiner]
WO WO2018219298A1 · 2018 [cited by examiner]
International Search Report for corresponding application PCT/CN2022/089969 filed Apr. 28, 2022; Mail date Jul. 26, 2022. [cited by applicant]
European Search Report for corresponding application EP22806531; Report dated May 29, 2024. [cited by applicant]