IP Library › Granted Patent US 12,238,899
Granted Patent B2
US 12,238,899 · App. 17/582,275 · Granted Feb 25, 2025

Thermal management of high heat flux multicomponent assembly

Inventors: Radesh Jewram (Lakeville, MN); Yuan Zhao (Tustin, CA)
Assignee: Henkel AG & Co. KGaA
H05K7/20509
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,238,899
App. No.
17/582,275
Granted
Feb 25, 2025
Kind
B2
Abstract

An electronic package includes a thermal interface for dissipating heat from an electronic component array including a plurality of electronic components secured to a substrate. The thermal interface includes a thin heat spreading layer for transferring heat input from the electronic components along directions transverse to heat flux. The heat spreading layer is part of a laminate structure that is efficiently utilized by spreading thermal energy across an input plane.

Claims (31)

1. An electronic package, comprising:

a substrate;

an electronic component array including a plurality of discrete spaced-apart electronic components secured to said substrate;

a heat dissipater; and

a thermal interface positioned in a thermal pathway between said electronic component array and said heat dissipater, said thermal interface including a heat spreading layer and a compliant layer, and a thickness defined along a thickness axis through said heat spreading layer and said compliant layer, wherein said heat spreading layer is less than 20% of the thickness and exhibits a first thermal conductivity, and said compliant layer exhibits a second thermal conductivity that is substantially less than the first thermal conductivity and a compressive modulus of between 10 4 Pa-10 6 Pa.

2. The electronic package of claim 1 wherein said first thermal conductivity is at least 100 W/m*K, and said second thermal conductivity is between 1-15 W/m*K.

3. The electronic package of claim 2 wherein said thermal interface exhibits an electrical resistivity of at least 10 8 Ω*cm through the thickness along the thickness axis.

4. The electronic package of claim 1 wherein said thermal interface is secured to at least one of said heat dissipater and said electronic component array.

5. The electronic package of claim 4 , including an adhesion material for securing said heat spreading layer to a plurality of the electronic components of said electronic component array.

6. The electronic package of claim 5 wherein said adhesion material includes a pressure-sensitive adhesive.

7. The electronic package of claim 1 wherein said substrate is a circuit board.

8. The electronic package of claim 1 wherein said electronic components include one or more of an integrated circuit, a resistor, a transistor, a capacitor, an inductor, and a diode.

9. The electronic package of claim 1 wherein said heat spreading layer is selected from the group consisting of copper, aluminum, graphite, and boron nitride.

10. The electronic package of claim 1 wherein said heat spreading layer is between 25-125 μm along the thickness axis.

11. The electronic package of claim 1 wherein said compliant layer includes particulate filler dispersed in a silicone polymer matrix.

12. The electronic package of claim 1 wherein the thickness axis is parallel to said thermal pathway.

13. A method for preparing an electronic package, said method comprising:

a. providing a thermal interface having a heat spreading layer and a compliant layer, and a thickness defined along a thickness axis through said heat spreading layer and said compliant layer, wherein said thermal interface exhibits an initial thermal conductivity, and wherein said heat spreading layer is less than 20% of the thickness and exhibits a thermal conductivity of at least 100 W/m*K, and said compliant layer exhibits a compressive modulus of between 10 4 Pa-10 6 Pa;

b. affixing said thermal interface in a thermal pathway between a heat dissipater and an electronic component array of a plurality of electronic components secured to a substrate; and

c. compressing said thermal interface along the thickness axis to reduce said thickness, wherein the thermal interface, having a thickness reduction of up to 50%, exhibits a compressed thermal conductivity that is at least 80% of the initial thermal conductivity.

14. The method of claim 13 wherein said compliant layer of said thermal interface exhibits a thermal conductivity of between 1-15 W/m*K.

15. The method of claim 13 wherein said thickness axis is parallel to the thermal pathway.

16. The method of claim 13 wherein said thermal interface exhibits an electrical resistivity of at least 10 8 Ω*cm through the thickness along the thickness axis.

17. The method of claim 13 wherein compressing includes moving at least one of said substrate and said heat dissipater toward the other of said substrate and said heat dissipater.

18. An electronic package, comprising:

a substrate;

an electronic component array including a plurality of discrete spaced-apart electronic components secured to said substrate;

a thermal interface including a heat spreading layer and a compliant layer, and a thickness defined along a thickness axis through said heat spreading layer and said compliant layer, wherein said heat spreading layer is less than 20% of the thickness and exhibits a first thermal conductivity, and said complaint layer exhibits a second thermal conductivity that is substantially less than the first thermal conductivity and a compressive modulus of between 10 4 Pa-10 6 Pa, wherein said heat spreading layer is thermally connected to said electronic component array; and

a heat dissipater being thermally connected to said compliant layer of said thermal interface.

19. The electronic package of claim 18 wherein said first thermal conductivity is at least 100 W/m*k, and said second thermal conductivity is between 1-15 W/m*K.

20. The electronic package of claim 19 wherein said thermal interface exhibits an electrical resistivity of at least 10 8 Ω*cm through the thickness along the thickness axis.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2024
From: ZHAO, YUAN
To: HENKEL IP & HOLDING GMBH
Reel/Frame 068630/0529 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2024
From: JEWRAM, RADESH
To: HENKEL IP & HOLDING GMBH
Reel/Frame 068630/0547 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2024
From: HENKEL IP & HOLDING GMBH
To: HENKEL AG & CO. KGAA
Reel/Frame 068630/0663 →
Continuity (3)
Continuation PCTUS2020043116 · Jul 22, 2020
Provisional Application 62877495 · Jul 23, 2019
Related Publication 20220151108A1 · May 12, 2022
References Cited (46)
US 4819857A · Mizuishi et al. · 1989 [cited by applicant]
US 4938992A · Mears · 1990 [cited by applicant]
US 5300809A · Nakamura et al. · 1994 [cited by applicant]
US 5679457A · Bergerson · 1997 [cited by applicant]
US 5738936A · Hanrahan · 1998 [cited by applicant]
US 5950066A · Hanson et al. · 1999 [cited by applicant]
US 6090484A · Bergerson · 2000 [cited by applicant]
US 6162663A · Schoenstein et al. · 2000 [cited by applicant]
US 6197859B1 · Green et al. · 2001 [cited by applicant]
US 6344104B1 · Sekiya et al. · 2002 [cited by applicant]
US 6359334B1 · Jiang · 2002 [cited by applicant]
US 6399209B1 · Misra · 2002 [cited by applicant]
US 6657296B2 · Ho et al. · 2003 [cited by applicant]
US 6657297B1 · Jewram et al. · 2003 [cited by applicant]
US 6667548B2 · O'Connor et al. · 2003 [cited by applicant]
US 6898084B2 · Misra · 2005 [cited by applicant]
US 6974558B2 · Yamagata et al. · 2005 [cited by applicant]
US 6974723B2 · Matayabas, Jr. et al. · 2005 [cited by applicant]
US 7215551B2 · Wang · 2007 [cited by examiner]
US 7399919B2 · McCutcheon et al. · 2008 [cited by applicant]
US 7485496B2 · Chien et al. · 2009 [cited by applicant]
US 7535715B2 · Chung · 2009 [cited by applicant]
US 8076773B2 · Jewram et al. · 2011 [cited by applicant]
US 8110919B2 · Jewram et al. · 2012 [cited by applicant]
US 9546763B2 · Augoustidis et al. · 2017 [cited by applicant]
US 9546764B2 · Augoustidis et al. · 2017 [cited by applicant]
US 10580717B2 · Liu et al. · 2020 [cited by applicant]
US 11094608B2 · Huang · 2021 [cited by examiner]
US 20020034651A1 · Yamagata et al. · 2002 [cited by applicant]
US 20030128521A1 · Matayabas, Jr. · 2003 [cited by examiner]
US 20060246276A1 · Chung · 2006 [cited by applicant]
US 20070164424A1 · Dean et al. · 2007 [cited by applicant]
US 20070241303A1 · Zhong et al. · 2007 [cited by applicant]
US 20090195989A1 · Oda · 2009 [cited by examiner]
US 20100309634A1 · Jewram · 2010 [cited by examiner]
US 20120234525A1 · Norley et al. · 2012 [cited by applicant]
US 20170186628A1 · Antoniswamy et al. · 2017 [cited by applicant]
US 20170263539A1 · Gowda et al. · 2017 [cited by applicant]
US 20180014431A1 · Xu et al. · 2018 [cited by applicant]
US 20180374714A1 · Stathakis et al. · 2018 [cited by applicant]
US 20190055443A1 · Kanaya et al. · 2019 [cited by applicant]
US 20190198355A1 · Basler et al. · 2019 [cited by applicant]
JP 2005033156A · 2005 [cited by applicant]
JP 2017135211 · 2017 [cited by applicant]
TW 201735291A · 2017 [cited by applicant]
International Search Report issued in connection with International Patent Application No. PCT/US2020/043116 mailed on Nov. 18, 2020. [cited by applicant]