IP Library › Granted Patent US 12,249,962
Granted Patent B2
US 12,249,962 · App. 17/662,170 · Granted Mar 11, 2025

Method for controlling a driver circuit, driver circuit, system comprising a driver circuit and method for manufacturing an integrated circuit

Inventors: Raik Fiedler (Dresden, DE); Marcus Pietzsch (Dresden, DE)
Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V.
H03F1/0222H03F3/26H03F1/0244H03F2200/78
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,249,962
App. No.
17/662,170
Granted
Mar 11, 2025
Kind
B2
Abstract

The invention relates to a method for controlling a driver circuit. The method comprises operating an amplifier for providing an output signal, for example an electronic signal for driving or controlling a load, for example a voltage or a current, based on a control signal. The method further comprises operating a comparator for providing the control signal by comparing an input signal, for example an electronic signal with a lower level or a lower amplitude than the output signal, to a feedback signal, wherein the feedback signal is based on the output signal. The method further comprises providing a first supply voltage to the comparator, and providing a second supply voltage to the amplifier, wherein the second supply voltage is higher than the first supply voltage.

Claims (32)

1. Method for controlling a driver circuit, comprising:

operating an amplifier for providing an output signal based on a control signal;

operating a comparator for providing the control signal by comparing an input signal to a feedback signal, wherein the feedback signal is based on the output signal;

providing a first supply voltage to the comparator;

providing a second supply voltage to the amplifier;

wherein the second supply voltage is higher than the first supply voltage; and

wherein the first voltage supply stage is provided by a first charge pump stage and wherein the second voltage supply stage is provided by a second charge pump stage.

2. Driver circuit, comprising:

an amplifier configured to provide an output signal based on a control signal;

a comparator configured to provide the control signal by comparing an input signal to a feedback signal, wherein the feedback signal is based on the output signal of the amplifier;

wherein the comparator is connected to a first voltage supply stage configured for providing a first supply voltage to the comparator;

wherein the amplifier is connected to a second voltage supply stage configured for providing a second supply voltage to the amplifier;

wherein the second supply voltage is higher than the first supply voltage; and

wherein the first voltage supply stage comprises a first charge pump stage and wherein the second voltage supply stage comprises a second charge pump stage.

3. Driver circuit according to claim 2 , wherein the first voltage supply stage comprises a first voltage source and the second voltage supply stage comprises a second voltage source.

4. Driver circuit according to claim 2 , wherein an amplitude of the control signal is lower than an amplitude of the output signal.

5. Driver circuit according to claim 2 , wherein the amplifier comprises a push-pull stage.

6. Driver circuit according to claim 2 further comprising a feedback loop configured to acquire the feedback signal from the output signal 182 ;

wherein a ratio of an amplitude of the feedback signal and an amplitude of the output signal corresponds to an amplification factor of the driver circuit.

7. Driver circuit according to claim 2 ,

wherein the first supply voltage is smaller than the second supply voltage by a factor of at least 2, preferably by a factor of at least 5, more preferably by a factor of at least 10.

8. Driver circuit according to claim 2 , wherein the amplifier is configured for self-adjusting a maximum current conducted through a push-pull stage, wherein the self-adjusting of the maximum current is based on a load.

9. System, comprising:

a load;

a driver circuit according to claim 2 ;

wherein the system is configured to control the load based on the output signal of the driver circuit.

10. System according to claim 9 ,

wherein the system comprises an integrated circuit, and

wherein the integrated circuit comprises the driver circuit.

11. System according to claim 9 ,

wherein the load comprises a capacity and/or an inductance;

and wherein a resistance of the load is higher than 10 kOhm or 100 kOhm or 1 MOhm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2022
From: FIEDLER, RAIK; PIETZSCH, MARCUS
To: FRAUNHOFER-GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG E.V.
Reel/Frame 060677/0029 →
Continuity (2)
Continuation PCTEP2019080738 · Nov 8, 2019
Related Publication 20220263473A1 · Aug 18, 2022
References Cited (26)
US 4359650A · Newcomb · 1982 [cited by applicant]
US 6300826B1 · Mathe · 2001 [cited by examiner]
US 7733178B1 · Delano · 2010 [cited by examiner]
US 7777466B2 · Crippa · 2010 [cited by examiner]
US 9379679B2 · Noro · 2016 [cited by examiner]
US 10063232B1 · Tan et al. · 2018 [cited by applicant]
US 20030146792A1 · Ausserlechner · 2003 [cited by applicant]
US 20050242875A1 · Gurvich et al. · 2005 [cited by applicant]
US 20080116979A1 · Lesso et al. · 2008 [cited by applicant]
US 20110123048A1 · Wang et al. · 2011 [cited by applicant]
US 20120049811A1 · Wakii et al. · 2012 [cited by applicant]
US 20140240040A1 · Langer · 2014 [cited by applicant]
US 20150071464A1 · Du et al. · 2015 [cited by applicant]
US 20160149544A1 · Mohan · 2016 [cited by examiner]
US 20170371363A1 · Habu et al. · 2017 [cited by applicant]
CN 202334446U · 2012 [cited by applicant]
CN 107548202A · 2018 [cited by applicant]
EP 2775611A1 · 2014 [cited by applicant]
JP 2006109133A · 2006 [cited by applicant]
JP 2009005301A · 2009 [cited by applicant]
JP 2012054626A · 2012 [cited by applicant]
JP 2013009177A · 2013 [cited by applicant]
JP 2013118628A · 2013 [cited by applicant]
WO 2016176412A1 · 2016 [cited by applicant]
Angelfire, “Lab #5—Class AB Power Amplifier Stage”, http://www.angelfire.com/yt2/madras/eel/lab5.html—Power Amps (printout), Jun. 22, 2022, 2 pp. [cited by applicant]
St Life.Augmented, “TDA7296—Datasheet—70 V-60 W DMOS audio amplifier with mute/ST-BY”, https://www.st.com/resource/en/datasheet/tda7296.pdf (printout), 2018, 23 pp. [cited by applicant]