IP Library › Granted Patent US 12,250,771
Granted Patent B2
US 12,250,771 · App. 17/870,063 · Granted Mar 11, 2025

Capacitor bank assembly

Inventors: Martin J. Jennings (Oxford, IA); Justin R. Dewald (Vinton, IA)
Assignee: Rockwell Collins, Inc.
H05K1/181H05K1/0277H05K1/111H05K3/32H05K2201/10015H05K2201/10545
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,250,771
App. No.
17/870,063
Granted
Mar 11, 2025
Kind
B2
Abstract

A capacitor bank includes a printed circuit board adapted for a first capacitor disposed on a first surface of the printed circuit board and a second capacitor disposed on a second, opposing surface of the printed circuit board. The first and second capacitor are connected to the printed circuit board at surface mounts pads on opposing sides of the printed circuit board that may be in electronic communication with each other. The capacitors may be connected in series or parallel. Multiple printed circuit boards with capacitors on opposing surfaces may include flexible printed circuit board portions to allow the capacitor bank to be folded into an available space.

Claims (55)

1. A capacitor bank comprising:

a printed circuit board;

a plurality of capacitors;

a voltage balancing component; and

at least one capacitance tuning element,

wherein:

a first capacitor in the plurality of capacitors is disposed on a first surface of the printed circuit board;

a second capacitor in the plurality of capacitors is disposed on a second surface of the printed circuit board opposite the first surface;

the voltage balancing component and at least one capacitance tuning element are disposed on the printed circuit board, among the plurality of capacitors; and

connection elements of the first capacitor and connection elements of the second capacitor each utilize at least one pad on the printed circuit board in electronic communication with each other via metallized elements disposed to wrap around the printed circuit board.

2. The capacitor bank of claim 1 , wherein the first capacitor and second capacitor are connected in series.

3. The capacitor bank of claim 1 , wherein the first capacitor and second capacitor are connected in parallel.

4. The capacitor bank of claim 1 , wherein:

the printed circuit board comprises a first rigid portion including the first capacitor and second capacitor, and further comprising a second rigid portion comprising:

a third capacitor in the plurality of capacitors is disposed on a first surface of the second printed circuit board; and

a fourth capacitor in the plurality of capacitors is disposed on a second surface of the second printed circuit board opposite the first surface; and

connection elements of the third capacitor and connection elements of the fourth capacitor each utilize at least one pad on the second rigid portion in electronic communication with each other.

5. The capacitor bank of claim 4 ; further comprising a flexible printed circuit board section connecting the first rigid portion to the second rigid portion.

6. A method of producing a capacitor bank comprising:

attaching a first capacitor to a first surface of a printed circuit board;

attaching a second capacitor to a second surface of the printed circuit board opposite the first surface; and

attaching a voltage balancing component and at least one capacitance tuning element on the printed circuit board, among the plurality of capacitors,

wherein:

connection elements of the first capacitor and connection elements of the second capacitor each utilize at least one pad on the printed circuit board in electronic communication with each other via metallized elements disposed to wrap around the printed circuit board.

7. The method of claim 6 , further comprising aligning the first capacitor and second capacitor in series.

8. The method of claim 6 , further comprising aligning the first capacitor and second capacitor in parallel.

9. The method of claim 6 , further comprising:

covering an external surface of the first capacitor with a first compressive thermal interface pad, the external surface opposite the printed circuit board; and

covering an external surface of the second capacitor with a second compressive thermal interface pad, the external surface opposite the printed circuit board.

10. The method of claim 6 , further comprising:

attaching a third capacitor to a first surface of a second printed circuit board portion;

attaching a fourth capacitor to a second surface of the second printed circuit board portion opposite the first surface,

wherein:

the first capacitor and second capacitor are disposed on a first printed circuit board portion of the printed circuit board; and

connection elements of the third capacitor and connection elements of the fourth capacitor each utilize at least one pad on the second printed circuit board portion in electronic communication with each other.

11. The method of claim 10 , wherein the printed circuit board comprises a flexible printed circuit board section connecting the first printed circuit board portion and the second printed circuit board portion.

12. A system comprising:

a capacitor bank comprising:

a printed circuit board;

a plurality of capacitors;

a voltage balancing component; and

at least one capacitance tuning element,

wherein:

a first capacitor in the plurality of capacitors is disposed on a first surface of the printed circuit board;

a second capacitor in the plurality of capacitors is disposed on a second surface of the printed circuit board opposite the first surface;

the voltage balancing component and at least one capacitance tuning element are disposed on the printed circuit board, among the plurality of capacitors; and

connection elements of the first capacitor and connection elements of the second capacitor each utilize at least one pad on the printed circuit board in electronic communication with each other via metallized elements disposed to wrap around the printed circuit board.

13. The system of claim 12 , wherein the first capacitor and second capacitor are connected in series.

14. The system of claim 12 , wherein the first capacitor and second capacitor are connected in parallel.

15. The system of claim 12 , further comprising:

a first compressive thermal interface pad disposed proximal to an external surface of the first capacitor, the external surface opposite the printed circuit board; and

a second compressive thermal interface pad disposed proximal to an external surface of the second capacitor, the external surface opposite the printed circuit board.

16. The system of claim 12 , wherein the capacitor bank comprises a first capacitor bank, further comprising:

a second capacitor bank comprising a printed circuit board, a first capacitor disposed on a first surface of the printed circuit board, and a second capacitor disposed on a second surface of the printed circuit board opposite the first surface, wherein connection elements of the first capacitor and connection elements of the second capacitor each utilize at least pad on the printed circuit board in electronic communication with each other.

17. The system of claim 16 , further comprising a flexible printed circuit board section connecting the first capacitor bank to the second capacitor bank.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: JENNINGS, MARTIN J.; DEWALD, JUSTIN R.
To: ROCKWELL COLLINS, INC.
Reel/Frame 060579/0190 →
Continuity (1)
Related Publication 20240032198A1 · Jan 25, 2024
References Cited (22)
US 5448511A · Paurus et al. · 1995 [cited by applicant]
US 9025311B1 · Bultitude et al. · 2015 [cited by applicant]
US 9288906B2 · Lee et al. · 2016 [cited by applicant]
US 9520239B2 · Park et al. · 2016 [cited by applicant]
US 9723713B1 · Vrtis et al. · 2017 [cited by applicant]
US 9788789B2 · Bailey · 2017 [cited by applicant]
US 9980383B2 · Yosui et al. · 2018 [cited by applicant]
US 11285700B2 · Yoneda · 2022 [cited by applicant]
US 20030080438A1 · Matsuura · 2003 [cited by examiner]
US 20070184719A1 · Ni · 2007 [cited by examiner]
US 20120139483A1 · Cottet · 2012 [cited by applicant]
US 20150270065A1 · Hattori et al. · 2015 [cited by applicant]
US 20160126011A1 · Schmit et al. · 2016 [cited by applicant]
US 20160173011A1 · Adra · 2016 [cited by examiner]
US 20160211075A1 · Park · 2016 [cited by examiner]
US 20170196092A1 · Choi · 2017 [cited by examiner]
US 20190296658A1 · Chung · 2019 [cited by examiner]
US 20200209355A1 · Pacala · 2020 [cited by examiner]
US 20210074480A1 · Sim · 2021 [cited by examiner]
US 20210098192A1 · Leary et al. · 2021 [cited by applicant]
DE 2430666A1 · 1976 [cited by applicant]
Extended European Search Report dated Dec. 14, 2023; European Application No. 23186824.1. [cited by applicant]