IP Library › Granted Patent US 12,253,918
Granted Patent B2
US 12,253,918 · App. 17/798,978 · Granted Mar 18, 2025

Inference calculation for neural networks with protection against memory errors

Inventors: Andre Guntoro (Weil der Stadt, DE); Christoph Schorn (Benningen Am Neckar, DE); Jo Pletinckx (Sersheim, DE); Leonardo Luiz Ecco (Stuttgart, DE); Sebastian Vogel (Schaidt, DE)
Assignee: ROBERT BOSCH GMBH
G06F11/1476G06F11/141
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,253,918
App. No.
17/798,978
Granted
Mar 18, 2025
Kind
B2
Abstract

A method for operating a hardware platform for the inference calculation of a layered neural network. In the method: a first portion of input data which are required for the inference calculation of a first layer of the neural network and redundancy information relating to the input data are read in from an external working memory into an internal working memory of the computing unit; the integrity of the input data is checked based on the redundancy information; in response to the input data here being identified as error-free, the computing unit carries out at least part of the first-layer inference calculation for the input data to obtain a work result; redundancy information for the work result is determined, based which the integrity of the work result can be verified; the work result and the redundancy information are written to the external working memory.

Claims (6)

1. A method for operating a hardware platform for an inference calculation of a layered neural network, the hardware platform including a computing unit with an internal working memory and an external working memory arranged outside the computing unit and connected to the computing unit, the method comprising the following steps:

reading in a first portion of input data which are required for the inference calculation of a first layer of the neural network and redundancy information relating to said input data from the external working memory into the internal working memory of the computing unit;

checking integrity of the input data based on the redundancy information;

in response to the input data being identified as error-free, carrying out, by the computing unit at least part of the first-layer inference calculation for the input data to obtain a work result;

determining redundancy information for the work result, based on which an integrity of the work result can be verified; and

writing the work result and the redundancy information to the external working memory, wherein the work result includes outputs from neurons of the first layer which each contain a weighted sum of inputs of the neurons of the first layer, wherein the inference calculation includes convolution of data with a plurality of convolutional kernels, and wherein the redundancy information is determined by convolving the data with a control kernel which is a sum of the convolutional kernels.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2022
From: GUNTORO, ANDRE; SCHORN, CHRISTOPH; PLETINCKX, JO; ECCO, LEONARDO LUIZ; VOGEL, SEBASTIAN
To: ROBERT BOSCH GMBH
Reel/Frame 061396/0382 →
Priority Claims (1)
DE 10 2020 202 632.7 · Mar 2, 2020 · national
Continuity (1)
Related Publication 20230061541A1 · Mar 2, 2023
References Cited (25)
US 10474543B1 · Kim · 2019 [cited by examiner]
US 10908987B1 · Pandey · 2021 [cited by examiner]
US 20180121796A1 · Deisher et al. · 2018 [cited by applicant]
US 20190095299A1 · Liu · 2019 [cited by examiner]
US 20190251005A1 · Guntoro · 2019 [cited by examiner]
US 20200074287A1 · Mody · 2020 [cited by examiner]
US 20200364118A1 · Sun · 2020 [cited by examiner]
US 20210073063A1 · Kale · 2021 [cited by examiner]
US 20210183438A1 · Lee · 2021 [cited by examiner]
US 20210380127A1 · Woo · 2021 [cited by examiner]
US 20220365853A1 · Hopkins · 2022 [cited by examiner]
DE 102010030745A1 · 2011 [cited by applicant]
DE 102018202095A1 · 2019 [cited by applicant]
DE 102019122790A1 · 2020 [cited by applicant]
JP H07295846A · 1995 [cited by applicant]
JP 2018116469A · 2018 [cited by applicant]
Rakin, et al.: “Bit-Flip Attack: Crushing Neural Network with Progressive Bit Search,” 2019 IEEE/CVF International Conference on Computer Vision (ICCV), (2019), pp. 1211-1220. [cited by applicant]
Schorn, et al.: “Accurate Neuron Resilience Prediction for a Flexible Reliability Management in Neural Network Accelerators,” (2018) Design, Automation & Test in Europe Conference & Exhibition (EDAA), pp. 979-984. [cited by applicant]
International Search Report for PCT/EP2021/053443, Issued Jun. 7, 2021. [cited by applicant]
Guan et al., “In-Place Zero-Space Memory Protection for CNN,” 33rd Conference on Neural Information Processing Systems (NEURIPS 2019), Vancouver, Canada, 2019, pp. 1-10. extension://elhekieabhbkpmcefcoobjddigjcaadp/http… [cited by applicant]
Zhao et al., “FT-CNN: Algorithm-Based Fault Tolerance for Convolutional Neural Networks,” Cornell University, 2020, pp. 1-13. extension://elhekieabhbkpmcefcoobjddigjcaadp/https://arxiv.org/pdf/2003.12203.pdf Downloaded … [cited by applicant]
Marty et al., “Enabling Overclocking Through Algorithm-Level Error Detection,” 2018 International Conference on Field-Programmable Technology (FPT), IEEE, 2018, pp. 174-181. [cited by applicant]
Mizushina et al., “Layer-By-Layer Adaptively Optimized ECC of NAND Flash-Based SSD Storing Convolutional Neural Network Weight for Scene Recognition,” 2018 IEEE International Symposium on Circuits and Systems (ISCAS), I… [cited by applicant]
Ozen et al., “Sanity-Check: Boosting the Reliability of Safety-Critical Deep Neural Network Applications,” 2019 IEEE 28th Asian Test Symposium (ATS), IEEE, 2019, pp. 7-75. [cited by applicant]
Fernandes Dos Santos et al., “Evaluation and Mitigation of Soft-Errors in Neural Network-Based Object Detection in Three GPU Architectures,” 2017 47th Annual IEEE/IFIP International Conference on Dependable Systems and … [cited by applicant]