IP Library › Granted Patent US 12,261,528
Granted Patent B2
US 12,261,528 · App. 17/900,224 · Granted Mar 25, 2025

Low voltage buck regulator voltage regulation with reduced overshoot and settling time

Inventors: Raghavendra Ramachandra (Karnataka, IN); Pradeep Chitirala (Bangalore, IN); Priya Kakarla Naga Lakshmi (Bangalore, IN); Mahtab Ahmed (Uttar Pradesh, IN)
Assignee: HAMILTON SUNDSTRAND CORPORATION
H02M3/158H02M1/0038H02M3/157H03K3/033
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,261,528
App. No.
17/900,224
Granted
Mar 25, 2025
Kind
B2
Abstract

A power converter for providing power to a load includes a buck converter having a DC input and a DC output and that is configured to receive a DC voltage at the DC voltage input and provide DC output voltage at the DC output. The converter also includes a voltage monitor that monitors a voltage provided at the DC output and a selectively connectable transient suppression circuit connected across that DC output and connected to the voltage monitor. The selectively connectable transient suppression circuit includes a dissipation circuit and a suppression circuit switch connected in series with the dissipation circuit that controls charge dissipation from the DC output into the dissipation circuit based on the voltage monitor determining that the voltage across the DC output is above a threshold.

Claims (41)

1. A power converter for providing power to a load, the power converter comprising:

a buck converter having a DC input and a DC output and that is configured to receive a DC voltage at the DC voltage input and provide DC output voltage at the DC output;

a voltage monitor that monitors a voltage provided at the DC output;

a selectively connectable transient suppression circuit connected across that DC output and connected to the voltage monitor, the selectively connectable transient suppression circuit comprising:

a dissipation circuit; and

a suppression circuit switch connected in series with the dissipation circuit that controls charge dissipation from the DC output into the dissipation circuit based on the voltage monitor determining that the voltage across the DC output is above a threshold;

wherein selectively connectable transient suppression circuit is configured such that the suppression circuit switch is configured to electrically connect the dissipation circuit to the DC output when the voltage monitor determines that the voltage across the DC output is above the threshold and to disconnect the dissipation circuit from the DC output when below the threshold and after a time period has elapsed;

the selectively connectable transient suppression circuit further comprising:

a monoshot circuit connected to the voltage monitor and the suppression circuit switch that controls operation of the suppression circuit switch and holds an input signal at its output for the time period, wherein the trigger is a monostable multi-vibrator and the time period is a multiple of a time period associated with the frequency of the buck converter.

2. The power converter to claim 1 , wherein the dissipation circuit includes:

a charge capacitor;

a current limiting resistor connected in series with charge capacitor; and

a dissipation resistor connected in parallel with the series connection of the charge capacitor and the current limiting resistor.

3. The power converter to claim 1 , wherein the buck converter includes:

an inductor connected between the DC input and the DC output;

a control switch connected between the DC input and inductor that controls current flow to the inductor; and

a controller that opens and closes the control switch with a signal based on the switching frequency.

4. The power converter of claim 3 , wherein the time period is 30 times a period of the signal.

5. The power converter of claim 4 , wherein the buck converter is included in an integrated circuit.

6. The power converter of claim 5 , wherein one or more of: the selectively connectable transient suppression circuit; the dissipation circuit; and the suppression circuit switch are included in the integrated circuit.

7. A system comprising:

a load;

a DC voltage source; and

a power converter, the power converter connected to the load and the DC voltage and converting voltage received from DC voltage source from a first level to a second lower level and providing it to the load, the power converter comprising:

a buck converter having a DC input connect to the DC voltage source and a DC output to the load;

a voltage monitor that monitors a voltage provided at the DC output;

a selectively connectable transient suppression circuit connected across that DC output and connected to the voltage monitor, the selectively connectable transient suppression circuit comprising:

a dissipation circuit; and

a suppression circuit switch connected in series with the dissipation circuit that controls charge dissipation from the DC output into the dissipation circuit based on the voltage monitor determining that the voltage across the DC output is above a threshold,

wherein selectively connectable transient suppression circuit is configured such that the suppression circuit switch is configured to electrically connect the dissipation circuit to the DC output when the voltage monitor determines that the voltage across the DC output is above the threshold and to disconnect the dissipation circuit from the DC output when below the threshold and after a time period has elapsed;

the selectively connectable transient suppression circuit further comprising:

a monoshot circuit connected to the voltage monitor and the suppression circuit switch that controls operation of the suppression circuit switch and holds an input signal at its output for the time period, wherein the trigger is a monostable multi-vibrator and the time period is a multiple of a time period associated with the frequency of the buck converter.

8. The system of claim 7 , wherein the dissipation circuit includes:

a charge capacitor;

a current limiting resistor connected in series with charge capacitor; and

a dissipation resistor connected in parallel with the series connection of the charge capacitor and the current limiting resistor.

9. The system of claim 7 , wherein the buck converter includes:

an inductor connected between the DC input and the DC output;

a control switch connected between the DC input and inductor that controls current flow to the inductor; and

a controller that opens and closes the control switch with a signal based on the switching frequency.

10. The system of claim 7 , wherein the buck converter is included in an integrated circuit and wherein one or more of the selectively connectable transient suppression circuit, the dissipation circuit, and the suppression circuit switch are included in the integrated circuit.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2023
From: GOODRICH AEROSPACE SERVICES PRIVATE LIMITED
To: HAMILTON SUNDSTRAND CORPORATION
Reel/Frame 062391/0628 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2022
From: RAMACHANDRA, RAGHAVENDRA; CHITIRALA, PRADEEP; LAKSHMI, PRIYA KAKARLA NAGA; AHMED, MAHTAB
To: GOODRICH AEROSPACE SERVICES PRIVATE LIMITED
Reel/Frame 060965/0943 →
Priority Claims (1)
IN 202211030945 · May 30, 2022 · national
Continuity (1)
Related Publication 20230387802A1 · Nov 30, 2023
References Cited (28)
US 6229292B1 · Redl et al. · 2001 [cited by applicant]
US 7705579B1 · Hariman et al. · 2010 [cited by applicant]
US RE43946E · Sase et al. · 2013 [cited by applicant]
US 10116288B2 · Rao et al. · 2018 [cited by applicant]
US 11095221B1 · Hsu · 2021 [cited by applicant]
US 20060012346A1 · Huang · 2006 [cited by examiner]
US 20070159445A1 · Nakagawa · 2007 [cited by examiner]
US 20110285427A1 · Koyama · 2011 [cited by examiner]
US 20140139268A1 · Bayerer · 2014 [cited by examiner]
US 20150049525A1 · Mu · 2015 [cited by examiner]
US 20150137884A1 · Kishnamurthi · 2015 [cited by examiner]
US 20150357908A1 · Ekbote · 2015 [cited by examiner]
US 20160262232A1 · Fukui · 2016 [cited by examiner]
US 20180033374A1 · Jeong · 2018 [cited by examiner]
US 20180287489A1 · Ozanoglu · 2018 [cited by examiner]
US 20190157975A1 · Vanin · 2019 [cited by examiner]
US 20210242769A1 · Ishikura · 2021 [cited by examiner]
US 20220003564A1 · Oidemizu · 2022 [cited by examiner]
US 20220193431A1 · Chapman · 2022 [cited by examiner]
US 20220385846A1 · Higuchi · 2022 [cited by examiner]
US 20230361689A1 · Khamesra · 2023 [cited by examiner]
US 20230387796A1 · Wu · 2023 [cited by examiner]
US 20240154453A1 · Hiratsuka · 2024 [cited by examiner]
US 20240239198A1 · Penney · 2024 [cited by examiner]
US 20240239236A1 · Namuduri · 2024 [cited by examiner]
US 20240240884A1 · Sankar · 2024 [cited by examiner]
Cespedes, et al. “Constant-Power Load System Stabilization by Passive Damping”, IEEE Transactions on Power Electronics, vol. 26, No. 7, Jul. 1, 2011, pp. 1832-1836. [cited by applicant]
European Search Report for Application No. 23176224.6, mailed Oct. 31, 2023, 9 pages. [cited by applicant]