IP Library › Granted Patent US 12,261,579
Granted Patent B2
US 12,261,579 · App. 17/751,391 · Granted Mar 25, 2025

Continuous time linear equalizer

Inventors: Jae Duk Han (Seoul, KR); Eun Ji Song (Seoul, KR); Gi Jin Park (Seoul, KR); Jeong Kyoum Kim (Icheon, KR)
Assignees: SK hynix; Industry-University Cooperation Foundation Hanyang University
H03H11/04H03H7/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,261,579
App. No.
17/751,391
Granted
Mar 25, 2025
Kind
B2
Abstract

Disclosed is a continuous time linear equalizer circuit having a higher bandwidth by a plurality of filters connected to different signal paths in a T-coil circuit.

Claims (27)

1. A continuous time linear equalizer, comprising:

a T-coil circuit including a capacitive load connected to one path of parallel-connected paths and at least two serially connected inductive loads connected to the other path of the parallel-connected paths;

an input of a first filter connected to the one path;

an input of a second filter connected between the two serially connected inductive loads; and

a coupling unit configured to couple an output of the first filter and an output of the second filter to each other.

2. The continuous time linear equalizer according to claim 1 , wherein an anti-electrostatic element is connected between the two serially connected inductive loads.

3. The continuous time linear equalizer according to claim 1 , wherein the first filter and the second filter are low-pass filters.

4. The continuous time linear equalizer according to claim 1 , wherein the first filter and the second filter have different bandwidths.

5. The continuous time linear equalizer according to claim 1 , wherein a load for impedance matching is connected to the T-coil circuit.

6. The continuous time linear equalizer according to claim 1 , wherein the coupling unit performs an addition or subtraction operation on the output of the first filter and the output of the second filter.

7. The continuous time linear equalizer according to claim 1 , wherein at least one of the first filter or the second filter includes a MOS transistor and a capacitive load.

8. A continuous time linear equalizer, comprising:

at least two T-coil circuits each including a capacitive load connected to one path of parallel-connected paths and at least two serially connected inductive loads connected to the other path of the parallel-connected paths;

a first filter having one input connected to an output of a first T-coil circuit of the at least two T-coil circuits and another input connected to an output of a second T-coil circuit of the at least two T-coil circuits;

a second filter having one input connected between the two serially connected inductive loads of the first T-coil circuit and another input connected between the two serially connected inductive loads of the second T-coil circuit; and

a coupling unit configured to couple an output of the first filter and an output of the second filter.

9. The continuous time linear equalizer according to claim 8 , wherein an anti-electrostatic element is connected between the two serially connected inductive loads of each of the at least two T-coil circuits.

10. The continuous time linear equalizer according to claim 8 , wherein the first filter and the second filter are low-pass filters.

11. The continuous time linear equalizer according to claim 8 , wherein the first filter and the second filter have different bandwidths.

12. The continuous time linear equalizer according to claim 8 , wherein a load for impedance matching is connected to each of the T-coil circuits.

13. The continuous time linear equalizer according to claim 8 , wherein the first filter and the second filter each have differential inputs and differential outputs.

14. The continuous time linear equalizer according to claim 8 , wherein the coupling unit performs an addition or subtracting operation on the output of the first filter and the output of the second filter.

15. The continuous time linear equalizer according to claim 13 , wherein the coupling unit performs an addition or subtraction operation on a positive (+) output of the differential outputs of the first filter and a positive (+) output of the differential outputs of the second filter.

16. The continuous time linear equalizer according to claim 8 , wherein at least one of the first filter or the second filter includes a MOS transistor and a capacitive load.

17. The continuous time linear equalizer according to claim 8 , wherein the coupling unit includes at least one adder.

18. The continuous time linear equalizer according to claim 8 , wherein a load for impedance matching is connected to the one path of the parallel-connected paths of each of the at least two T-coil circuits.

19. The continuous time linear equalizer according to claim 11 , wherein the bandwidth of the first filter is greater than that of the second filter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2022
From: HAN, JAE DUK; SONG, EUN JI; PARK, GI JIN; KIM, JEONG KYOUM
To: SK HYNIX INC.; INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY
Reel/Frame 059997/0561 →
Priority Claims (1)
KR 10-2021-0170049 · Dec 1, 2021 · national
Continuity (1)
Related Publication 20230170880A1 · Jun 1, 2023
References Cited (7)
US 9401706B2 · Tirunagari · 2016 [cited by examiner]
US 9602314B1 · Chang · 2017 [cited by applicant]
US 10270409B1 · Forey et al. · 2019 [cited by applicant]
US 20190089323A1 · Nosaka · 2019 [cited by examiner]
US 20190123551A1 · Yuan · 2019 [cited by examiner]
US 20230253990A1 · Singh · 2023 [cited by examiner]
KR 20230078003A · 2023 [cited by examiner]