IP Library › Granted Patent US 12,278,319
Granted Patent B2
US 12,278,319 · App. 17/636,204 · Granted Apr 15, 2025

Component for a display, and method for producing a component

Inventor: Thomas Schwarz (Regensburg, DE)
Assignee: OSRAM Opto Semiconductors GmbH
H01L33/62H01L25/0753H01L33/54H01L2933/005H01L2933/0066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,278,319
App. No.
17/636,204
Granted
Apr 15, 2025
Kind
B2
Abstract

The invention relates to a component with a support and a plurality of semiconductor chips, in which the support has a single-ply, electrically conducting support layer, wherein the support layer is structured and has a plurality of sublayers. The support layer has a mounting surface, on which the semiconductor chips are arranged, wherein the semiconductor chips are mechanically supported by the support layer and electrically conductively connected to the sublayers. The support has a common electrode for semiconductor chips of a group of a plurality of semiconductor chips, wherein the common electrode is formed by one of the sublayers or by a plurality of electrically connected sublayers of the support layer. The invention further relates to a method for producing a component of this kind.

Claims (40)

1. A component comprising a carrier and a plurality of semiconductor chips, wherein

the carrier has an electrically conductive carrier layer, wherein the carrier layer is embodied in structured fashion and has a plurality of partial layers spaced apart laterally,

the carrier has an encapsulation layer laterally enclosing the semiconductor chips, wherein the encapsulation layer is embodied in continuous fashion and thus holds together the laterally spaced apart partial layers of the carrier layer,

the encapsulation layer and the semiconductor chips, along the vertical direction perpendicular to a main surface of extent of the carrier or the carrier layer, terminate flush with one another,

the carrier layer has a mounting surface, on which the semiconductor chips are arranged, wherein the semiconductor chips are mechanically supported by the carrier layer and are electrically conductively connected to the partial layers,

the carrier has a common electrode for semiconductor chips of a group composed of a plurality of the semiconductor chips, wherein the common electrode is formed by one of the partial layers or by a plurality of partial layers—which are in electrical contact with one another—of the carrier layer,

the two adjacent partial layers of the carrier layer are spaced apart laterally from one another by an intermediate region, wherein

the two adjacent partial layers are assigned to different electrical polarities of the component,

the intermediate region has a lateral width that is at most 50 μm, and

one of the semiconductor chips is electrically conductively connected to the two adjacent partial layers, in plan view partly covers the two adjacent partial layers and bridges the associated intermediate region situated between the two adjacent partial layers.

2. The component as claimed in claim 1 ,

wherein the carrier layer has a vertical layer thickness of between 20 μm and 200 μm inclusive.

3. The component as claimed in claim 1 ,

wherein the semiconductor chips are configured for generating electromagnetic radiation, wherein the group composed of those semiconductor chips which share the common electrode forms one pixel or a plurality of pixels.

4. The component as claimed in claim 3 ,

wherein those semiconductor chips which share the common electrode and form one pixel are in each case electrically conductively connected to a further individual partial layer and thus individually drivable via the partial layers.

5. The component as claimed in claim 1 ,

wherein the intermediate region is filled with an insulation layer, which electrically insulates two adjacent partial layers of the carrier layer from one another.

6. The component as claimed in claim 1 ,

wherein the mounting surface has a plurality of laterally spaced apart partial mounting surfaces formed by surfaces of the partial layers.

7. The component as claimed in claim 1 ,

wherein the mounting surface is coated with a noble metal, wherein the carrier layer has a rear side facing away from the mounting surface, said rear side being at least partly coated with the same noble metal.

8. The component as claimed in claim 1 ,

wherein the mounting surface is embodied in planar fashion, wherein

the semiconductor chips project beyond the entire carrier layer along the vertical direction, and

the carrier layer has no partial region that projects beyond the planar mounting surface in the direction of the semiconductor chips.

9. The component as claimed in claim 1 ,

wherein the partial layers have rear side surfaces facing away from the mounting surface, wherein

the rear side surfaces are embodied in curved fashion regionally,

cavity-like openings of the carrier layer are formed by the curved rear side surfaces of adjacent partial layers, and

the openings are filled with the encapsulation layer in order to increase the mechanical stability of the carrier.

10. The component as claimed in claim 1 ,

wherein the partial layers have planar rear side surfaces facing away from the mounting surface, wherein

the rear side surfaces are free of a covering by the encapsulation layer, and

the carrier has at least one solder ball or a contact structure on the respective rear side surfaces of the partial layers of the carrier layer.

11. The component as claimed in claim 1 ,

wherein the partial layers have rear side surfaces facing away from the mounting surface, wherein

the semiconductor chips are laterally enclosed by a front-side partial layer of the encapsulation layer, and

contact structures laterally enclosed by a rear-side partial layer of the encapsulation layer are formed on the rear side surfaces, and

the front-side partial layer and the rear-side partial layer of the encapsulation layer differ from one another in their material composition.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2022
From: SCHWARZ, THOMAS
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 059073/0871 →
Priority Claims (1)
DE 10 2019 218 501.0 · Nov 28, 2019 · national
Continuity (1)
Related Publication 20220293836A1 · Sep 15, 2022
References Cited (15)
US 10453827B1 · Hussell et al. · 2019 [cited by applicant]
US 20120037929A1 · Ramchen · 2012 [cited by examiner]
US 20140117388A1 · Kuo · 2014 [cited by examiner]
US 20150001563A1 · Miki · 2015 [cited by applicant]
US 20190280163A1 · Li et al. · 2019 [cited by applicant]
CN 106992169A · 2017 [cited by applicant]
DE 112011103147T5 · 2013 [cited by applicant]
DE 102014102810A1 · 2015 [cited by applicant]
DE 102015214222A1 · 2017 [cited by applicant]
DE 102016101526A1 · 2017 [cited by applicant]
DE 102017128457A1 · 2019 [cited by applicant]
DE 102018111175A1 · 2019 [cited by applicant]
EP 2963685A1 · 2016 [cited by applicant]
International Search Report and Written Opinion issued in International Patent Application No. PCT/EP2020/083771 on Mar. 1, 2021. [cited by applicant]
Office Action received for DE Patent Application No. 102019218501.0, mailed on Mar. 22, 2024, 5 pages (Official Copy only). [cited by applicant]