IP Library › Granted Patent US 12,278,694
Granted Patent B2
US 12,278,694 · App. 17/935,456 · Granted Apr 15, 2025

Method and apparatus for synchronizing signals of signal measuring devices

Inventors: Chan Ki Park (Daejeon, KR); Hyun Soon Shin (Daejeon, KR)
Assignee: Electronics and Telecommunications Research Institute
H04J3/0644H04J3/065
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,278,694
App. No.
17/935,456
Filed
Sep 26, 2022
Granted
Apr 15, 2025
Kind
B2
Art Unit
2473
USPC
370/503
Abstract

Disclosed herein to a method and apparatus for synchronizing signals. According to an embodiment of the present disclosure, there is provided a method for synchronizing a signal. The method comprising: receiving a reference time and performing time synchronization with the reference time; calculating a clock frequency of a system clock based on the reference time; and generating a sampling clock by using the calculated clock frequency of the system clock and a preset sampling frequency.

Claims (41)

1. A method for synchronizing a signal, the method comprising:

receiving a reference time and performing time synchronization with the reference time;

calculating a clock frequency of a system clock based on the reference time; and

generating a sampling clock by using the calculated clock frequency of the system clock and a preset sampling frequency,

wherein the performing of the time synchronization performs the time synchronization by receiving, from a master device, a time of the master device as the reference time, and

wherein the calculating of the clock frequency of the system clock calculates, based on a preset unit time interval, a clock number of the system clock in the unit time interval and calculates the clock frequency of the system clock by using the calculated clock number.

2. The method of claim 1 , further comprising synchronizing a phase of the generated sampling clock at a preset phase synchronization time point.

3. The method of claim 2 , wherein the synchronizing of the phase of the generated sampling clock receives the phase synchronization time point from the master device, which provides the reference time, and synchronizes the phase of the sampling clock at the received phase synchronization time point.

4. The method of claim 2 , wherein the synchronizing of the phase of the generated sampling clock synchronizes the phase of the sampling clock through resetting a counter, which generates the sampling clock, at the phase synchronization time point.

5. An apparatus for synchronizing a signal, the apparatus comprising:

a communication unit; and

a controller,

wherein the controller is configured to:

perform time synchronization with a reference time received through the communication unit,

calculate a clock frequency of a system clock based on the reference time, and

generate a sampling clock by using the calculated clock frequency of the system clock and a preset sampling frequency,

wherein the controller is further configured to:

calculate, based on a preset unit time interval, a clock number of the system clock in the unit time interval, and

calculate the clock frequency of the system clock by using the calculated clock number.

6. The apparatus of claim 5 , wherein the controller is further configured to synchronize a phase of the generated sampling clock at a preset phase synchronization time point.

7. The apparatus of claim 6 , wherein the controller is further configured to:

receive the phase synchronization time point from a master device that provides the reference time, and

synchronize the phase of the sampling clock at the received phase synchronization time point.

8. The apparatus of claim 6 , wherein the controller is further configured to synchronize the phase of the sampling clock through resetting a counter, which generates the sampling clock, at the phase synchronization time point.

9. The apparatus of claim 5 , wherein the controller is further configured to perform the time synchronization by receiving, from a master device, a time of the master device as the reference time.

10. A system for synchronizing a signal, the system comprising:

a master device configured to provide a reference time; and

a plurality of slave devices,

wherein each of the slave devices is configured to:

perform time synchronization with the reference time received through the master device,

calculate a clock frequency of a system clock based on the reference time, and

generate a sampling clock by using the calculated clock frequency of the system clock and a preset sampling frequency, and

wherein each of the slave devices is further configured to:

calculate, based on a preset unit time interval, a clock number of the system clock in the unit time interval, and

calculate the clock frequency of the system clock by using the calculated clock number.

11. The system of claim 10 , wherein each of the slave devices is further configured to synchronize a phase of the generated sampling clock at a preset phase synchronization time point.

12. The system of claim 11 , wherein each of the slave devices is further configured to:

receive the phase synchronization time point from the master device that provides the reference time, and

synchronize the phase of the sampling clock at the received phase synchronization time point.

13. The system of claim 11 , wherein each of the slave devices is further configured to synchronize the phase of the sampling clock through resetting a counter, which generates the sampling clock, at the phase synchronization time point.

14. The system of claim 10 , wherein each of the slave devices is further configured to perform the time synchronization by receiving, from the master device, a time of the master device as the reference time.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2022
From: PARK, CHAN KI; SHIN, HYUN SOON
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 061223/0928 →
Priority Claims (2)
KR 10-2022-0025240 · Feb 25, 2022 · national
KR 10-2022-0085018 · Jul 11, 2022 · national
Continuity (1)
Related Publication 20230275679A1 · Aug 31, 2023
References Cited (28)
US 7058152B2 · Long · 2006 [cited by examiner]
US 7095707B2 · Rakib · 2006 [cited by examiner]
US 7239650B2 · Rakib · 2007 [cited by examiner]
US 7298221B2 · Yan · 2007 [cited by examiner]
US 7430261B2 · Forest · 2008 [cited by examiner]
US 8467309B2 · Chan · 2013 [cited by examiner]
US 9128172B2 · Chan · 2015 [cited by examiner]
US 9344265B2 · Karnes · 2016 [cited by examiner]
US 11070488B2 · You · 2021 [cited by examiner]
US 20010046266A1 · Rakib · 2001 [cited by examiner]
US 20040090962A1 · Forest · 2004 [cited by examiner]
US 20040196938A1 · Long · 2004 [cited by examiner]
US 20060197611A1 · Yan · 2006 [cited by examiner]
US 20090086764A1 · Lee · 2009 [cited by examiner]
US 20130051381A1 · Bracha · 2013 [cited by examiner]
US 20160112182A1 · Karnes · 2016 [cited by examiner]
US 20190052227A1 · Tröger · 2019 [cited by examiner]
US 20210273736A1 · Li · 2021 [cited by examiner]
US 20240205053A1 · Andree · 2024 [cited by examiner]
KR 1019930020886A · 1993 [cited by applicant]
KR 1019990072166A · 1999 [cited by applicant]
KR 100629315B1 · 2006 [cited by applicant]
KR 101067768B1 · 2011 [cited by applicant]
KR 101261123B1 · 2013 [cited by applicant]
KR 101434514B1 · 2014 [cited by applicant]
KR 1020180121894A · 2018 [cited by applicant]
KR 102181029B1 · 2020 [cited by applicant]
KR 102300967B1 · 2021 [cited by applicant]