IP Library › Granted Patent US 12,278,993
Granted Patent B2
US 12,278,993 · App. 18/599,544 · Granted Apr 15, 2025

Allowing a matrix based intra prediction block to have multiple transform blocks

Inventors: Zhi Zhang (Solna, SE); Kenneth Andersson (Gävle, SE); Davood Saffar (Solna, SE); Rickard Sjöberg (Stockholm, SE); Jacob Ström (Stockholm, SE); Ruoyang Yu (Täby, SE)
Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
H04N19/61H04N19/105H04N19/11H04N19/122H04N19/132H04N19/159H04N19/167H04N19/176H04N19/70
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,278,993
App. No.
18/599,544
Granted
Apr 15, 2025
Kind
B2
Abstract

A method, decoder, and apparatus are provided. Responsive to a current block being a MIP predicted block, it is determined whether it has one or multiple transform blocks. A MIP weight matrix to be used to decode the current block is determined based on a MIP prediction mode. Responsive to the MIP predicted block having one transform block, the MIP predicted block is derived based on the MIP weight matrix and previously decoded elements in the bitstream. Responsive to the MIP predicted block having multiple transform blocks: deriving a first MIP predicted block is derived based on the MIP weight matrix and previously decoded elements in the bitstream and remaining MIP predicted blocks are derived based further on decoded elements in at least one decoded transform block of the current block. The MIP predicted block(s) are output for subsequent processing.

Claims (53)

1. A method performed by a video decoder, the method comprising:

determining a width and a height of a current block of a bitstream based on syntax elements in the bitstream;

determining whether the current block is an intra predicted block;

responsive to the current block being an intra predicted block, determining whether the intra predicted block is a matrix based intra prediction, MIP, predicted block;

determining whether the MIP predicted block has one transform block or multiple transform blocks;

determining a MIP weight matrix to be used to decode the current block based on a MIP prediction mode of the current block;

responsive to determining that the MIP predicted block has one transform block:

deriving the MIP predicted block based on the MIP weight matrix; and

responsive to determining that the MIP predicted block has multiple transform blocks:

deriving a first MIP predicted block based on the MIP weight matrix; and

deriving remaining MIP predicted blocks based on the MIP weight matrix and at least one decoded transform block of the current block; and

outputting the MIP predicted block or the first MIP predicted block and remaining predicted blocks for subsequent processing by the video decoder.

2. The method of claim 1 , wherein determining whether the intra predicted block is a MIP predicted block comprises determining whether a syntax element in the bitstream indicates that the intra predicted block is a MIP predicted block.

3. The method of claim 1 , wherein determining whether the MIP predicted block has one transform block or multiple transform blocks comprises:

deriving a maximum transform size based on syntax elements in the bitstream;

responsive to the width of the current block being less than or equal to the maximum transform size and the height of the current block being less than or equal to the maximum transform size, determining that the MIP predicted block has one transform block; and

responsive to the width of the current block being greater than the maximum transform size or the height of the current block being greater than the maximum transform size, determining that the MIP predicted block has multiple transform blocks.

4. A video decoder comprising:

a processor; and

memory coupled with the processor, wherein the memory comprises instructions that, when executed by the processor, cause the processor to perform operations comprising:

determining a width and a height of a current block of a bitstream based on syntax elements in the bitstream;

determining whether the current block is an intra predicted block;

determining whether the intra predicted block is a matrix based intra prediction, MIP, predicted block;

determining whether the MIP predicted block has one transform block or multiple transform blocks;

determining a MIP weight matrix to be used to decode the current block based on a MIP prediction mode of the current block;

responsive to determining that the MIP predicted block has one transform block:

deriving the MIP predicted block based on the MIP weight matrix; and

responsive to determining that the MIP predicted block has multiple transform blocks:

deriving a first MIP predicted block based on the MIP weight matrix; and

deriving remaining MIP predicted blocks based on the MIP weight matrix and at least one decoded transform block of the current block; and

outputting the MIP predicted block or the first MIP predicted block and remaining predicted blocks for subsequent processing by the video decoder.

5. The video decoder of claim 4 , wherein in determining whether the intra predicted block is a MIP predicted block, the memory comprises instructions that, when executed by the processor, cause the processor to perform operations comprising determining whether a syntax element in the bitstream indicates that the intra predicted block is a MIP predicted block.

6. The video decoder of claim 4 , wherein in determining whether the MIP predicted block has one transform block or multiple transform blocks, the memory comprises instructions that, when executed by the processor, cause the processor to perform operations comprising:

deriving a maximum transform size based on elements in the bitstream;

responsive to the width of the current block being less than or equal to the maximum transform size and the height of the current block being less than or equal to the maximum transform size, determining that the MIP predicted block has one transform block; and

responsive to the width of the current block being greater than the maximum transform size and the height of the current block being greater than the maximum transform size, determining that the MIP predicted block has multiple transform blocks.

7. A non-transitory computer readable medium including program code to be executed by processing circuitry of a computing device, whereby execution of the program code causes the program code to perform operations comprising:

determining a width and a height of a current block of a bitstream based on syntax elements in the bitstream;

determining whether the current block is an intra predicted block;

determining whether the intra predicted block is a matrix based intra prediction, MIP, predicted block;

responsive to the current block being a MIP predicted block, determining whether the MIP predicted block has one transform block or multiple transform blocks;

determining a MIP weight matrix to be used to decode the current block based on a MIP prediction mode of the current block;

responsive to determining that the MIP predicted block has one transform block:

deriving the MIP predicted block based on the MIP weight matrix; and

responsive to determining that the MIP predicted block has multiple transform blocks:

deriving a first MIP predicted block based on the MIP weight matrix; and

deriving remaining MIP predicted blocks based on the MIP weight matrix and at least one decoded transform block of the current block; and

outputting the MIP predicted block or the first MIP predicted block and remaining predicted blocks for subsequent processing by a video decoder.

8. The non-transitory computer readable medium of claim 7 , wherein determining whether the intra predicted block is a MIP predicted block comprises determining whether a syntax element in the bitstream indicates that the intra predicted block is a MIP predicted block.

9. The non-transitory computer readable medium of claim 7 , wherein determining whether the MIP predicted block has one transform block or multiple transform blocks comprises:

deriving a maximum transform size based on syntax elements in the bitstream;

responsive to the width of the current block being less than or equal to the maximum transform size and the height of the current block being less than or equal to the maximum transform size, determining that the MIP predicted block has one transform block; and

responsive to the width of the current block being greater than the maximum transform size or the height of the current block being greater than the maximum transform size, determining that the MIP predicted block has multiple transform blocks.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2024
From: ZHANG, ZHI; ANDERSSON, KENNETH; SAFFAR, DAVOOD; SJÖBERG, RICKARD; STRÖM, JACOB; YU, RUOYANG
To: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
Reel/Frame 066694/0814 →
Continuity (3)
Continuation 17760924
Provisional Application 62902635 · Sep 19, 2019
Related Publication 20240340454A1 · Oct 10, 2024
References Cited (22)
US 11277637B2 · Van der Auwera et al. · 2022 [cited by applicant]
US 11330302B2 · Jung et al. · 2022 [cited by applicant]
US 11451784B2 · Deng et al. · 2022 [cited by applicant]
US 11589038B2 · Blasi et al. · 2023 [cited by applicant]
US 11805275B2 · Deng et al. · 2023 [cited by applicant]
US 20060165183A1 · Numajiri et al. · 2006 [cited by applicant]
US 20070274388A1 · Lee et al. · 2007 [cited by applicant]
US 20110182357A1 · Kim et al. · 2011 [cited by applicant]
US 20110228849A1 · Nakagawa · 2011 [cited by applicant]
US 20120201303A1 · Yang et al. · 2012 [cited by applicant]
US 20200322620A1 · Zhao et al. · 2020 [cited by applicant]
US 20220030242A1 · Toma et al. · 2022 [cited by applicant]
US 20220377378A1 · Zhang et al. · 2022 [cited by applicant]
US 20230365717A1 · Bernett et al. · 2023 [cited by applicant]
International Search Report and Written Opinion of the International Searching Authority, PCT/SE2020/050867, mailed Dec. 16, 2020, 16 pages. [cited by applicant]
Bross, et al. “Versatile Video Coding (Draft 5)”; 14. JVET meeting; the Joint Video Exploration Team of ISO/IEC JTC1/SC29/WG11 and ITU-TSG16, Mar. 19-27, 2019, Geneva, Switzerland, 406 pages. [cited by applicant]
Sullivan, et al. “Overview of the High Efficiency Video Coding (HEVC) Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 22, No. 12, nstitute of Electrical and Electronics Engineers, US, Dec… [cited by applicant]
Li, et al. “CE5 related: Implicit split process for intra SDC”; 7. JCT-3V meeting; the Joint Collaborative Team on 3D Video Coding Extension Development of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), Jan. 11-17, 2014, San … [cited by applicant]
Zhang, et al. “Non-CE3: Enable MIP prediction for 64xN or Nx64 blocks at maximum transform size 32”; 16. JVET meeting; the Joint video Exploration Team of ISO/IEC JTC/SC29/WG11 and ITU-T SG. 16; Oct. 1-11, 2019, Geneva,… [cited by applicant]
Bross, et al. “Versatile Video Coding (Draft 6)”; 15. JVET meeting; the Joint Video Experts Team of ISO/IEC JTC1/SC29/WG11 and ITU-TSG16, Jul. 3-12, 2019, Gothenburg, Sweden, 455 pages. [cited by applicant]
Extended European Search Report, Extended European Search Report, Application No. 20864765.1, mailed Oct. 5, 2023, 11 pages. [cited by applicant]
Jianle Chen, et al., Algorithm Description for Versatile Video Coding and Test Model 6 (VTM 6), Output Document of JVET. [cited by applicant]