IP Library › Granted Patent US 12,283,733
Granted Patent B2
US 12,283,733 · App. 18/678,562 · Granted Apr 22, 2025

Multi-tap transmission line system and methods thereof

Inventor: Marius Draghia (Ottawa, CA)
Assignee: Radio Wires Inc.
H01P1/047H01P1/127H01P5/19
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,283,733
App. No.
18/678,562
Granted
Apr 22, 2025
Kind
B2
Abstract

Various embodiments are described herein for a multi-tap transmission line. The multi-tap transmission line can comprises: a first end and at least one second end; the transmission line having a corresponding characteristic impedance value (Zc); the first end with a corresponding first end impedance, the first end impedance being same as the characteristic impedance; the at least one second end with a corresponding at least one second end impedance, the corresponding at least one second end impedance being same as the characteristic impedance; at least two tap circuits connected to the transmission line, wherein each tap circuit comprises a tap port and wherein each tap port has a corresponding tap impedance value (Zo). The characteristic impedance value Zc is lower, and in some cases substantially lower, than each tap impedance value Zo.

Claims (598)

1. A multi-tap transmission line comprising:

a first end and at least one second end;

the transmission line having a corresponding characteristic impedance value (Zc);

the first end with a corresponding first end impedance, the first end impedance being same as the characteristic impedance;

the at least one second end with a corresponding at least one second end impedance, the corresponding at least one second end impedance being same as the characteristic impedance;

at least two tap circuits connected to the transmission line, wherein each tap circuit comprises a tap port, and wherein each tap port has a corresponding tap impedance value (Zo),

wherein the characteristic impedance value Zc is lower than each tap impedance value Zo, and

wherein, each tap circuit comprises:

a first resistive element corresponding to a first port of the tap circuit, and having a corresponding first resistance value;

a second resistive element corresponding to a second port of the tap circuit, and having a second resistance value;

the first and the second resistive values being substantially equal to a series resistance value (Rs),

a corresponding tap device connected to the corresponding tap port;

a tap resistive element corresponding to the tap port, the tap resistive element having a tap resistance value (Rt),

wherein the first resistance element, the second resistive element and the tap resistive element are connected at a connection point in a T-configuration, and

wherein the characteristic impedance value (Zc) minimizes a worst-case insertion loss (TTLN) between a first tap circuit and a last tap circuit of the at least two tap circuits, the worst-case insertion loss being determined based on a longitudinal insertion loss (LIL) and a transverse insertion loss (TIL) according to:

TTLN

[

dB

]

=

TIL

⁡

(

1

)

+

LIL

⁡

(

2

)

+

LIL

⁡

(

3

)

+

…

+

LIL

⁡

(

j

)

+

…

⁢

LIL

⁡

(

N

-

1

)

+

TIL

⁡

(

N

)

;

wherein LIL is a longitudinal insertion loss value determined according to:

LIL

⁢

(

j

)

=

20

⁢

LOG

⁢

10

⁢

(

1

-

Zc

/

2

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port j, j is a range of values indicative of tap index ranging from 2 to (N−1), N representing a total number of tap ports;

wherein TIL is a transverse insertion loss value determined according to:

TIL

⁢

(

j

)

=

10

⁢

LOG

⁢

10

⁢

(

Zc

/

4

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port j, and j is 1 or N.

2. The multi-tap transmission line of claim 1 , wherein the tap devices are selected from the group consisting of an output radiofrequency (RF) transmitter, an input RF receiver, a combined input and output RF transceiver, a radio control (RC) transceiver, a plurality of RF transceivers, a test port of a vector network analyzer VNA, a test port of a time domain reflectometry TDR analyzer, a tap of another multi-tap transmission line, any RF device, and a termination.

3. The multi-tap transmission line of claim 1 , wherein the first end impedance and second end impedance remain matched to the transmission line as the tap devices are connected to the multi-tap transmission line.

4. The multi-tap transmission line of claim 1 , wherein the transmission line comprises a splitter configuration, and the at least one second end comprises two second ends.

5. The multi-tap transmission line of claim 1 , wherein the multi-tap transmission line is implemented as a rigid printed circuited board.

6. The multi-tap transmission line of claim 1 , wherein the multi-tap transmission line is implemented as a flexible printed circuits board.

7. The multi-tap transmission line of claim 1 , wherein the first and second resistive elements have a corresponding series resistance value of approximately 0 ohms.

8. A method of optimizing a multi-tap transmission line, the multi-tap transmission line comprising:

a first end and at least one second end;

the transmission line having a corresponding characteristic impedance value (Zc);

the first end with a corresponding first end impedance, the first end impedance being same as the characteristic impedance;

the at least one second end with a corresponding at least one second end impedance, the corresponding at least one second end impedance being same as the characteristic impedance;

at least two tap circuits connected to the transmission line, wherein each tap circuit comprises a tap port, and wherein each tap port has a corresponding tap impedance value (Zo);

for each tap circuit:

a first resistive element corresponding to a first port of the tap circuit, and having a corresponding first resistance value; and a second resistive element corresponding to a second port of the tap circuit, and having a second resistance value, the first and the second resistive values being substantially equal to a series resistance value (Rs);

a corresponding tap device connected to the corresponding tap port; and a tap resistive element corresponding to the tap port, the tap resistive element having a tap resistance value (Rt), the first resistance element, the second resistive element and the tap resistive element connected at a connection point in a T-configuration;

wherein the method comprises, for each corresponding tap impedance value (Zo), and for a total number of tap ports in the transmission line:

determining an optimal characteristic impedance value (Zc); and

based on the optimal characteristic impedance value (Zc), determining the series resistance value (Rs) and the tap resistance value (Rt) value such that a loss between a first tap circuit and a last tap circuit is minimized, wherein determining the optimal characteristic impedance value (Zc) comprises:

selecting a candidate impedance value, the candidate impedance value being selected from a range of values between 0 and an end impedance value;

for each candidate impedance value:

determining a worst-case insertion loss between the first tap circuit and the last tap circuit based on the candidate impedance value and a tap impedance value corresponding to a tap port, the worst-case insertion loss (TTLN) being determined based on determining a longitudinal insertion loss (LIL) and a transverse insertion loss (TIL) according to:

TTLN

⁢

[

dB

]

=

TIL

⁡

(

1

)

+

LIL

⁡

(

2

)

+

LIL

⁡

(

3

)

+

…

+

LIL

⁡

(

j

)

+

…

⁢

LIL

⁡

(

N

-

1

)

+

TIL

⁡

(

N

)

;

wherein LIL is a longitudinal insertion loss value determined according to:

LIL

⁡

(

j

)

=

20

⁢

LOG

⁢

10

⁢

(

1

-

Zc

/

2

⁢

Zo

⁡

(

j

)

)

,

wherein j is a range of values indicative of tap index, ranging from 2 to (N−1), N representing the total number of tap ports;

wherein TIL is a transverse insertion loss value determined according to:

TIL

⁡

(

j

)

=

10

⁢

LOG

⁢

10

⁢

(

Zc

/

4

⁢

Zo

⁡

(

j

)

)

,

wherein j is 1 or N, and

determining the optimal characteristic impedance value (Zc) based on the candidate impedance value which minimizes the worst-case insertion loss.

9. The method of claim 8 , wherein the series resistance value (Rs) is determined according to:

R

S

(

j

)

=

Z

c

2

4

⁢

Z

O

(

j

)

-

Z

C

wherein Zo(j) is a tap impedance value of a tap port j; j is a range of values indicative of tap index, ranging from 1 to N, N representing the total number of tap ports; and Zc is the optimal characteristic impedance value.

10. The method of claim 9 , wherein the tap resistance value (Rt) is determined according to:

R

t

(

j

)

=

4

⁢

(

Z

O

⁡

(

j

)

)

2

-

3

⁢

Z

C

⁢

Z

O

⁡

(

j

)

4

⁢

Z

O

(

j

)

-

Z

C

wherein Zo(j) is a tap impedance value of a tap port j; j is a range of values indicative of tap index, ranging from 1 to N, N representing the total number of tap ports; and Zc is the optimal characteristic impedance value.

11. The method of claim 8 , further comprising choosing an alternative characteristic impedance value (Zc) from a range between-30% to +30% of the optimal characteristic impedance value.

12. The method of claim 8 , wherein the optimal characteristic impedance value (Zc) is determined by graphical analysis by plotting, as a function of candidate impedance value, a loss function according to:

TTLN

⁢

(

Zc

)

=

TIL

⁡

(

1

)

+

LIL

⁡

(

2

)

+

LIL

⁡

(

3

)

+

…

+

LIL

⁡

(

j

)

+

…

⁢

LIL

⁡

(

N

-

1

)

+

TIL

⁡

(

N

)

;

and

selecting the optimal characteristic impedance value based on the candidate impedance value corresponding to a minimum value of the loss function, wherein TTLN defines a worst-case insertion loss, LIL defines a longitudinal insertion loss and TIL defines a transverse insertion loss.

13. The method of claim 8 , wherein the first and second resistive elements have a corresponding series resistance value of approximately 0 ohms.

14. A multi-tap transmission line for use in a vehicle, the multi-tap transmission line comprising:

a first end and at least one second end;

the transmission line having a corresponding characteristic impedance value (Zc);

the first end with a corresponding first end impedance, the first end impedance being same as the characteristic impedance;

the at least one second end with a corresponding at least one second end impedance, the corresponding at least one second end impedance being same as the characteristic impedance;

at least two tap circuits connected to the transmission line, wherein each tap circuit comprises a tap port, and wherein each tap port has a corresponding tap impedance value (Zo), and

wherein the characteristic impedance value Zc is lower than the tap impedance value Zo, and

wherein each tap circuit comprises:

a first resistive element corresponding to a first port of the tap circuit, and having a corresponding first resistance value;

a second resistive element corresponding to a second port of the tap circuit, and having a second resistance value;

the first and the second resistive values being substantially equal to a series resistance value (Rs),

a corresponding tap device connected to the corresponding tap port;

a tap resistive element corresponding to the tap port, the tap resistive element having a tap resistance value (Rt),

wherein the first resistance element, the second resistive element and the tap resistive element are connected at a connection point in a T-configuration, and wherein the characteristic impedance value (Zc) minimizes a worst-case insertion loss (TTLN) between a first tap circuit and a last tap circuit of the at least two tap circuits, the worst-case insertion loss being determined based on a longitudinal insertion loss (LIL) and a transverse insertion loss (TIL) according to:

TTLN

[

dB

]

=

TIL

⁡

(

1

)

+

LIL

⁡

(

2

)

+

LIL

⁡

(

3

)

+

…

+

LIL

⁡

(

j

)

+

…

⁢

LIL

⁡

(

N

-

1

)

+

TIL

⁡

(

N

)

;

wherein LIL is a longitudinal insertion loss value determined according to:

LIL

⁡

(

j

)

=

20

⁢

LOG

⁢

10

⁢

(

1

-

Zc

/

2

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port i, i is a range of values indicative of tap index ranging from 2 to (N−1), N representing a total number of tap ports;

wherein TIL is a transverse insertion loss value determined according to:

TIL

⁡

(

j

)

=

10

⁢

LOG

⁢

10

⁢

(

Zc

/

4

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port i, and i is 1 or N.

15. The multi-tap transmission line of claim 14 , wherein the vehicle is an automotive vehicle comprising at least 24 tap devices.

16. The multi-tap transmission line of claim 15 , wherein the tap devices are selected from the group consisting of: vehicle sensors, an Engine Control Unit (ECU), a gateway, and an AI node.

17. The multi-tap transmission line of claim 15 , wherein the multi-tap transmission line is constructed as a flex printed circuit board having a self-adhesive tape.

18. The multi-tap transmission line of claim 14 , further comprising a secondary multi-tap transmission line to provide redundancy.

19. The multi-tap transmission line of claim 18 , wherein one or more tap devices switch from the multi-tap transmission line to the secondary multi-tap transmission line during a failure event.

20. The multi-tap transmission line of claim 14 , wherein the vehicle is a remotely operated vehicle (ROV) and wherein the tap devices are selected from the group consisting of: ROV sensors, an ROV Engine Control Unit (ECU), am ROV gateway, and an ROV AI node.

21. The multi-tap transmission line of claim 20 , wherein the multi-tap transmission line is constructed in a branched configuration.

22. The multi-tap transmission line of claim 21 , further comprising a resistive power splitter to branch the multi-tap transmission line into a plurality of transmission lines.

23. A multi-tap transmission line for use with a plurality of processor chips in an interchip configuration, wherein the multi-tap transmission line is external to the plurality of processor chips and coupled to nodes within the plurality of processor chips, the multi-tap transmission line comprising:

a first end and at least one second end;

the transmission line having a corresponding characteristic impedance value (Zc);

the first end with a corresponding first end impedance, the first end impedance being same as the characteristic impedance;

the at least one second end with a corresponding at least one second end impedance, the corresponding at least one second end impedance being same as the characteristic impedance;

at least two tap circuits connected to the transmission line;

each tap circuit comprises a tap port, wherein each tap port has a corresponding tap impedance value (Zo), and

wherein the characteristic impedance value Zc is lower than the tap impedance value Zo,

wherein each tap circuit comprises:

a first resistive element corresponding to a first port of the tap circuit, and having a corresponding first resistance value;

a second resistive element corresponding to a second port of the tap circuit, and having a second resistance value;

the first and the second resistive values being substantially equal to a series resistance value (Rs),

a corresponding tap device connected to the corresponding tap port;

a tap resistive element corresponding to the tap port, the tap resistive element having a tap resistance value (Rt),

wherein the first resistance element, the second resistive element and the tap resistive element are connected at a connection point in a T-configuration, and

wherein the characteristic impedance value (Zc) minimizes a worst-case insertion loss (TTLN) between a first tap circuit and a last tap circuit of the at least two tap circuits, the worst-case insertion loss being determined based on a longitudinal insertion loss (LIL) and a transverse insertion loss (TIL) according to:

TTLN

[

dB

]

=

TIL

⁡

(

1

)

+

LIL

⁡

(

2

)

+

LIL

⁡

(

3

)

+

…

+

LIL

⁡

(

j

)

+

…

⁢

LIL

⁡

(

N

-

1

)

+

TIL

⁡

(

N

)

;

wherein LIL is a longitudinal insertion loss value determined according to:

LIL

⁡

(

j

)

=

20

⁢

LOG

⁢

10

⁢

(

1

-

Zc

/

2

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port i, i is a range of values indicative of tap index ranging from 2 to (N−1), N representing a total number of tap ports;

wherein TIL is a transverse insertion loss value determined according to:

TIL

⁡

(

j

)

=

10

⁢

LOG

⁢

10

⁢

(

Zc

/

4

⁢

Zo

⁡

(

j

)

)

,

wherein Zo(j) is a tap impedance value of a tap port i, and j is 1 or N.

24. The multi-tap transmission line of claim 23 , wherein the multi-tap transmission line is implemented as a rigid printed circuited board.

25. The multi-tap transmission line of claim 23 , wherein the multi-tap transmission line is implemented as a flexible printed circuits board.

26. The multi-tap transmission line of claim 23 , wherein the multi-tap transmission line is implemented in at least one of: chip silicon substrates, chiplets and interposers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2024
From: DRAGHIA, MARIUS
To: RADIO WIRES INC.
Reel/Frame 067579/0138 →
Continuity (3)
Continuation PCTCA2024005043 · Apr 3, 2024
Provisional Application 63458967 · Apr 13, 2023
Related Publication 20240356188A1 · Oct 24, 2024
References Cited (45)
US 3660675A · Andrews, Jr. · 1972 [cited by applicant]
US 4271503A · Eumurian · 1981 [cited by examiner]
US 5282072A · Nazarathy · 1994 [cited by examiner]
US 5963110A · Ihara · 1999 [cited by examiner]
US 6181922B1 · Iwai · 2001 [cited by examiner]
US 6281765B1 · Hakki · 2001 [cited by examiner]
US 6838832B1 · Howald · 2005 [cited by examiner]
US 8131485B2 · Balcerek · 2012 [cited by examiner]
US 8848722B2 · Chapel et al. · 2014 [cited by applicant]
US 9118511B1 · Ransijn · 2015 [cited by examiner]
US 9306530B2 · Alkan · 2016 [cited by examiner]
US 9608683B2 · Kawasaki · 2017 [cited by applicant]
US 11171623B2 · Chayat et al. · 2021 [cited by applicant]
US 11201381B1 · Mruk · 2021 [cited by examiner]
US 11251512B2 · Dogiamis et al. · 2022 [cited by applicant]
US 11329407B2 · Krapp et al. · 2022 [cited by applicant]
US 11575749B2 · Dogiamis et al. · 2023 [cited by applicant]
US 20030102939A1 · Humann · 2003 [cited by examiner]
US 20030210067A1 · Miller · 2003 [cited by examiner]
US 20040113727A1 · Kawai · 2004 [cited by examiner]
US 20040119553A1 · Nishimura · 2004 [cited by examiner]
US 20070040025A1 · Goel · 2007 [cited by examiner]
US 20080136554A1 · He et al. · 2008 [cited by applicant]
US 20080144546A1 · Binder et al. · 2008 [cited by applicant]
US 20110095927A1 · Pagnanelli · 2011 [cited by examiner]
US 20120143394A1 · Tollkuehn · 2012 [cited by examiner]
US 20120250739A1 · Nagaki · 2012 [cited by examiner]
US 20140211834A1 · Park · 2014 [cited by examiner]
US 20140239994A1 · Alves Moreira · 2014 [cited by examiner]
US 20180302058A1 · Hershberg et al. · 2018 [cited by applicant]
US 20180316375A1 · Kamgaing et al. · 2018 [cited by applicant]
US 20190089036A1 · Kamgaing et al. · 2019 [cited by applicant]
US 20190228896A1 · Lacey et al. · 2019 [cited by applicant]
US 20200076034A1 · Abdo · 2020 [cited by examiner]
US 20200127631A1 · Chayat · 2020 [cited by examiner]
US 20200161737A1 · Kawamura · 2020 [cited by examiner]
US 20210143633A1 · Naidu et al. · 2021 [cited by applicant]
US 20210350237A1 · Litichever et al. · 2021 [cited by applicant]
US 20220070997A1 · Clark · 2022 [cited by examiner]
US 20230259123A1 · Suehiro · 2023 [cited by examiner]
US 20240072769A1 · Mantha · 2024 [cited by examiner]
US 20240094791A1 · Yu · 2024 [cited by examiner]
US 20240267263A1 · Chen · 2024 [cited by examiner]
International Search Report and Written Opinion mailed Jun. 7, 2024 in related International Patent Application No. PCT/CA2024/050431, 13 pages. [cited by applicant]
MachX03 Family Data Sheet. Datasheet [online]. Lattice Semiconductor, Jul. 2021 (Jul. 2021). Retrieved from <https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/925/MachX03 Family DataSheet.pdf>, 96 pages. [cited by applicant]