IP Library › Granted Patent US 12,284,457
Granted Patent B2
US 12,284,457 · App. 18/697,290 · Granted Apr 22, 2025

Photodetection device, imaging unit, and distance measurement apparatus

Inventor: Takafumi Takatsuka (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
H04N25/773H04N25/771G01S17/14
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,284,457
App. No.
18/697,290
Granted
Apr 22, 2025
Kind
B2
Abstract

A photodetection device according to an embodiment of the present disclosure includes a pulse responder, an analog counter part, and a resetter. The pulse responder generates a pulse signal in response to light incidence. The analog counter part generates an analog first count value by performing count processing on the basis of the pulse signal. The resetter resets the first count value when the first count value exceeds a first threshold.

Claims (52)

1. A photodetection device comprising:

a pulse responder that generates a pulse signal in response to light incidence;

an analog counter that generates an analog first count value by performing count processing on a basis of the pulse signal;

a resetter that resets a first count value when the first count value exceeds a first threshold, wherein the resetter outputs, when the first count value exceeds the first threshold, a digital signal indicating that the first count value exceeds the first threshold;

a first digital counter that generates a digital second count value by performing count processing on the digital signal outputted from the resetter;

an A/D converter that generates a digital third count value by performing A/D conversion on the first count value; and

switches at which an output of the digital signal to the first digital counter and an output of the first count value to the A/D converter are controlled by separate control signals.

2. The photodetection device according to claim 1 , wherein the resetter holds the digital signal when the first count value exceeds the first threshold, and resets the first count value when the resetter outputs the digital signal.

3. The photodetection device according to claim 1 , wherein the resetter includes a second digital counter that holds and outputs the digital signal.

4. The photodetection device according to claim 1 , wherein

the first digital counter includes a digital adder and a memory, and

the digital adder adds the digital signal outputted from the resetter and a count value read from the memory to each other, and overwrites the count value in the memory with a resultant value as a second count value.

5. The photodetection device according to claim 1 , wherein the pulse responder includes an avalanche photodiode and a quench circuit coupled in series to the avalanche photodiode.

6. A distance measurement apparatus comprising a photodetection device according to claim 1 .

7. An imaging unit comprising:

a plurality of pixels disposed in a matrix form;

a signal processor that generates image data on a basis of pixel data obtained from each of the pixels,

wherein each of the pixels includes

a pulse responder that generates a pulse signal in response to light incidence,

an analog counter that generates an analog first count value by performing count processing on a basis of the pulse signal, and

a resetter that resets a first count value when the first count value exceeds a first threshold, wherein the resetter outputs, when the first count value exceeds the first threshold, a digital signal indicating that the first count value exceeds the first threshold;

wherein the signal processor includes

a first digital counter that generates a digital second count value by performing count processing on the digital signal outputted from the resetter, and

an A/D converter that generates a digital third count value by performing A/D conversion on the first count value; and

switches at which an output of the digital signal to the first digital counter and an output of the first count value to the A/D converter are controlled by separate control signals.

8. The imaging unit according to claim 7 , wherein the resetter holds the digital signal when the first count value exceeds the first threshold, and resets the first count value when the resetter outputs the digital signal.

9. The imaging unit according to claim 7 , wherein the resetter includes a second digital counter that holds and outputs the digital signal.

10. The imaging unit according to claim 7 , further comprising:

a first wiring line that transmits the digital signal to the first digital counter; and

a second wiring line that transmits the first count value to the A/D converter.

11. The imaging unit according to claim 7 , wherein

each of the pixels includes a plurality of stages each including a pair of the analog counter and the resetter as an analog block,

in the analog block in a first stage, the resetter outputs, when the first count value generated by the analog counter exceeds the first threshold, a digital signal indicating that the first count value exceeds the first threshold,

in the analog block in or after a second stage, the analog counter generates an analog fifth count value by performing count processing on a basis of the digital signal outputted from the resetter in the analog block in a preceding stage, and

the resetter outputs, when the analog fifth count value inputted to the resetter exceeds a second threshold, a digital signal indicating that the analog fifth count value exceeds the second threshold.

12. The imaging unit according to claim 7 , wherein

the resetter outputs, when the first count value exceeds the first threshold, a digital signal indicating that the first count value exceeds the first threshold, and

each of the pixels further includes a digital counter that generates a digital second count value by performing count processing on the digital signal outputted from the resetter.

13. The imaging unit according to claim 12 , further comprising a threshold setter that sets the first threshold on a basis of a second count value generated by the digital counter.

14. The imaging unit according to claim 7 , wherein the pulse responder includes an avalanche photodiode and a quench circuit coupled in series to the avalanche photodiode.

15. An imaging unit comprising:

a plurality of pixels disposed in a matrix form;

a signal processor that generates image data on a basis of pixel data obtained from each of the pixels,

wherein each of the pixels includes

a pulse responder that generates a pulse signal in response to light incidence,

an analog counter that generates an analog first count value by performing count processing on a basis of the pulse signal, and

a resetter that resets a first count value when the first count value exceeds a first threshold, wherein the resetter outputs, when the first count value exceeds the first threshold, a digital signal indicating that the first count value exceeds the first threshold;

wherein the signal processor includes

a first digital counter that generates a digital second count value by performing count processing on the digital signal outputted from the resetter, and

an A/D converter that generates a digital third count value by performing A/D conversion on the first count value; and wherein

each of the pixels further includes a first switcher that performs switching between an output of the digital signal and an output of the first count value, and

the imaging unit further comprises a second switcher that inputs an output of the first switcher to the first digital counter or the A/D converter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2024
From: TAKATSUKA, TAKAFUMI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 066954/0317 →
Priority Claims (1)
JP 2021-189721 · Nov 22, 2021 · national
Continuity (1)
Related Publication 20240397234A1 · Nov 28, 2024
References Cited (8)
US 6323942B1 · Bamji · 2001 [cited by examiner]
US 20170187939A1 · Kasuga · 2017 [cited by examiner]
US 20170299417A1 · Otagaki · 2017 [cited by examiner]
US 20180039882A1 · Ikeda · 2018 [cited by examiner]
US 20200170586A1 · Takahashi · 2020 [cited by examiner]
JP 2021106180A · 2021 [cited by applicant]
WO 2016042734A1 · 2016 [cited by applicant]
International Search Report (PCT/ISA/210), International Application No. PCT/JP2022/030933, dated Oct. 4, 2022. [cited by applicant]