IP Library Granted Patent US 12,284,825
Granted Patent B2
US 12,284,825 · App. 17/770,010 · Granted Apr 22, 2025

Semiconductor device including electrodes with identical potential

Inventors: Manabu Yanagihara (Osaka, JP); Takahiro Sato (Toyama, JP); Hiroto Yamagiwa (Hyogo, JP); Masahiro Hikita (Hyogo, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H10D84/01H10D8/60H10D30/475H10D62/8503H10D30/47H10D30/4732
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,284,825
App. No.
17/770,010
Granted
Apr 22, 2025
Kind
B2
Abstract

The semiconductor device includes: a semiconductor substrate; a first transistor disposed above the semiconductor substrate and including a first source electrode, a first gate region, and a first drain electrode; and a second transistor disposed above the semiconductor substrate and including a second source electrode, a second gate region, and a second drain electrode. The first source electrode, the second gate region, and the second source electrode are substantially at an identical potential. The first drain electrode and the second drain electrode are substantially at an identical potential.

Claims (57)

1. A semiconductor device comprising:

a semiconductor substrate;

a first transistor disposed above the semiconductor substrate and including a first source electrode, a first gate region, and a first drain electrode; and

a second transistor disposed above the semiconductor substrate and including a second source electrode, a second gate region, and a second drain electrode,

wherein the first source electrode, the second gate region, and the second source electrode are substantially at an identical potential, and

the first drain electrode and the second drain electrode are substantially at an identical potential.

2. The semiconductor device according to claim 1 ,

wherein the first source electrode, the first gate region, the first drain electrode, the second drain electrode, the second gate region, and the second source electrode are disposed in stated order in a specific direction.

3. The semiconductor device according to claim 2 ,

wherein the first drain electrode and the second drain electrode are integrated in a common drain electrode.

4. The semiconductor device according to claim 3 ,

wherein a high resistance region is below the common drain electrode.

5. The semiconductor device according to claim 1 ,

wherein the second gate region and the second source electrode are in contact with each other.

6. The semiconductor device according to claim 1 ,

wherein a threshold voltage of the second transistor is a positive value lower than a threshold voltage of the first transistor.

7. The semiconductor device according to claim 1 , comprising:

a first nitride semiconductor layer in which a channel of the first transistor and a channel of the second transistor are formed; and a second nitride semiconductor layer having a band gap larger than a band gap of the first nitride semiconductor layer, the first nitride semiconductor layer and the second nitride semiconductor layer being disposed above the semiconductor substrate,

wherein the first gate region and the second gate region each include a p-type nitride semiconductor.

8. The semiconductor device according to claim 7 ,

wherein the first gate region includes:

a first portion embedded in a recessed region of the second nitride semiconductor layer; and

a first cover portion that covers the first portion,

the second gate region includes:

a second portion embedded in an other recessed region of the second nitride semiconductor layer; and

a second cover portion that covers the second portion,

wherein a depth of the second portion is less than a depth of the first portion.

9. The semiconductor device according to claim 7 ,

wherein the first gate region includes:

a first portion embedded in a recessed region of the second nitride semiconductor layer; and

a first cover portion that covers the first portion,

the second gate region includes:

a second portion embedded in an other recessed region of the second nitride semiconductor layer; and

a second cover portion that covers the second portion,

wherein a width of the second portion is less than a width of the first portion.

10. The semiconductor device according to claim 1 ,

wherein a space between the second drain electrode and the second gate region is greater than a space between the first drain electrode and the first gate region.

11. The semiconductor device according to claim 1 ,

wherein a space between the second drain electrode and the second gate region is less than a space between the first drain electrode and the first gate region.

12. The semiconductor device according to claim 2 , comprising:

a plurality of unit transistors,

wherein each of the plurality of unit transistors includes the first transistor and the second transistor,

the plurality of unit transistors are aligned in the specific direction, and

an internal configuration of each of the plurality of unit transistors is in reflection symmetry with an internal configuration of an adjacent unit transistor in a plan view of the semiconductor substrate.

13. The semiconductor device according to claim 1 ,

wherein the first drain electrode, the first gate region, the first source electrode, the second source electrode, the second gate region, and the second drain electrode are disposed in stated order in a specific direction.

14. The semiconductor device according to claim 13 ,

wherein the first source electrode and the second source electrode are integrated in a common source electrode.

15. The semiconductor device according to claim 13 , comprising:

a plurality of unit transistors,

wherein each of the plurality of unit transistors includes the first transistor and the second transistor,

the plurality of unit transistors are aligned in the specific direction, and

an internal configuration of each of the plurality of unit transistors is in reflection symmetry with an internal configuration of an adjacent unit transistor in a plan view of the semiconductor substrate.

16. The semiconductor device according to claim 1 , comprising:

a plurality of unit transistors,

wherein each of the plurality of unit transistors includes the first transistor and the second transistor, and

an internal configuration of each of the plurality of unit transistors is in reflection symmetry with an internal configuration of an adjacent unit transistor in a plan view of the semiconductor substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2022
From: YANAGIHARA, MANABU; SATO, TAKAHIRO; YAMAGIWA, HIROTO; HIKITA, MASAHIRO
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 060813/0312 →
Priority Claims (1)
JP 2019-197804 · Oct 30, 2019 · national
Continuity (1)
Related Publication 20220392887A1 · Dec 8, 2022
References Cited (24)
US 9553087B1 · Lee · 2017 [cited by examiner]
US 9722065B1 · Lin · 2017 [cited by examiner]
US 10083870B2 · Ohori · 2018 [cited by examiner]
US 20030098462A1 · Yoshida · 2003 [cited by applicant]
US 20070023779A1 · Hirose · 2007 [cited by examiner]
US 20090201072A1 · Honea et al. · 2009 [cited by applicant]
US 20100109015A1 · Ueno · 2010 [cited by examiner]
US 20110193171A1 · Yamagiwa et al. · 2011 [cited by applicant]
US 20160056150A1 · Nagai et al. · 2016 [cited by applicant]
US 20190198651A1 · Shibib et al. · 2019 [cited by applicant]
EP 1168449A2 · 2002 [cited by examiner]
JP 2000174259A · 2000 [cited by applicant]
JP 2003229566A · 2003 [cited by applicant]
JP 2007027334A · 2007 [cited by applicant]
JP 2007215389A · 2007 [cited by applicant]
JP 2011512119A · 2011 [cited by applicant]
JP 2011165749A · 2011 [cited by applicant]
JP 2011151155A · 2011 [cited by examiner]
JP 2015162578A · 2015 [cited by applicant]
WO 2009102732A2 · 2009 [cited by applicant]
WO 2014155959A1 · 2014 [cited by applicant]
WO WO2015194127A1 · 2015 [cited by examiner]
International Search Report issued on Jan. 26, 2021 in International Patent Application No. PCT/JP2020/040695, with English translation. [cited by applicant]
Japanese Office Action dated Aug. 20, 2024 issued in the corresponding Japanese Patent Application No. 2021-553696. [cited by applicant]