IP Library › Granted Patent US 12,288,758
Granted Patent B2
US 12,288,758 · App. 18/446,834 · Granted Apr 29, 2025

Polyimide profile control

Inventors: Chen-Chi Huang (Hsinchu, TW); Chang-Yao Huang (New Taipei, TW); Po-Cheng Chen (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L24/02G03F7/70925H01L24/03H01L24/04H01L24/05H01L24/11H01L24/13H01L2224/02141H01L2224/02145H01L2224/0215H01L2224/0362H01L2224/0401H01L2224/05569H01L2224/05573H01L2224/11462H01L2224/13005H01L2224/13147H01L2224/1357H01L2224/141H01L2924/07025H01L2924/2064H01L2924/20752H01L2924/20753H01L2924/20754
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,758
App. No.
18/446,834
Granted
Apr 29, 2025
Kind
B2
Abstract

A structure includes a controlled polyimide profile. A method for forming such a structure includes depositing, on a substrate, a photoresist containing polyimide and performing a first anneal at a first temperature. The method further includes exposing the photoresist to a radiation source through a photomask having a pattern associated with a shape of a polyimide opening. The method further includes performing a second anneal at a second temperature and removing a portion of the photoresist to form the polyimide opening. The method further includes performing a third anneal at a third temperature and cleaning the polyimide opening by ashing.

Claims (47)

1. A structure, comprising:

a top metallization (TME) on a semiconductor substrate;

a first dielectric layer on the TME, wherein the first dielectric layer comprises:

a metal-insulator-metal (MIM) structure; and

a redistribution layer (RDL), wherein a bottom surface of the RDL is in contact with the TME;

a second dielectric layer on the RDL; and

a polyimide layer on the second dielectric layer, wherein a portion of the polyimide layer is on a top surface of the RDL and comprises a circular shape or an elliptical shape.

2. The structure of claim 1 , further comprising:

an under bump metallization (UBM) on the polyimide layer, wherein a portion of the UBM is on the top surface of the RDL;

a copper (Cu) bump on the UBM; and

a solder on the Cu bump.

3. The structure of claim 1 , wherein a thickness of the portion of the polyimide layer is between about 0.8 μm and about 2.7 μm.

4. The structure of claim 1 , wherein the portion of the polyimide layer comprises sidewalls with an angle between about 40° and about 90°.

5. A structure, comprising:

a redistribution layer (RDL) on a substrate;

a dielectric layer on the RDL;

a polyimide layer on the dielectric layer; and

an under bump metallization (UBM) through the polyimide layer and in contact with the RDL, wherein a top surface of the UBM is above a top surface of the polyimide layer.

6. The structure of claim 5 , wherein a portion of the polyimide layer is in contact with a side surface of the dielectric layer and a top surface of the RDL.

7. The structure of claim 5 , wherein the UBM is in contact with a slanted side surface of the polyimide layer.

8. The structure of claim 5 , wherein the polyimide layer comprises a slanted surface, and wherein the slanted surface comprises:

a first surface connected to a top surface of the polyimide layer;

a second surface connected to a bottom surface of the polyimide layer; and

a third surface connected to the first and second surfaces.

9. The structure of claim 8 , wherein:

an angle between the third surface and the bottom surface is greater than an angle between the first surface and the top surface; and

the angle between the third surface and the bottom surface is greater than an angle between the second surface and the bottom surface.

10. The structure of claim 9 , wherein the angle between the third surface and the bottom surface is between about 50° and about 80°.

11. The structure of claim 5 , wherein the polyimide layer comprises a cross-linker with a mixing ratio between about 0.8% and about 2.2%.

12. The structure of claim 5 , wherein the polyimide layer comprises a photo initiator with a mixing ratio between about 0.1% and about 2%.

13. The structure of claim 5 , wherein the polyimide layer comprises an inhibitor with a mixing ratio between about 0.8% and about 2.2%.

14. A structure, comprising:

a first dielectric layer on a substrate;

a redistribution layer (RDL) on the first dielectric layer;

a second dielectric layer on the RDL;

a polyimide layer on the second dielectric layer, wherein a bottom surface of the polyimide layer has a ring shape;

an under bump metallization (UBM) in contact with a side surface of the polyimide layer and a top surface of the RDL; and

a copper bump on the UBM.

15. The structure of claim 14 , wherein:

a bottom portion of the UBM is surrounded by a bottom portion of polyimide layer.

16. The structure of claim 15 , wherein a thickness of the ring shape is between about 0.8 μm and about 2.7 μm.

17. The structure of claim 15 , wherein the copper bump is in contact with a side surface of the UBM and a top surface of the bottom portion of the UBM.

18. The structure of claim 14 , wherein a portion of the RDL is in contact with a side surface of the first dielectric layer.

19. The structure of claim 14 , wherein the first dielectric layer comprises a titanium nitride (TiN) layer and a metal-insulator-metal (MIM) structure in contact with the TiN layer.

20. The structure of claim 19 , wherein the MIM structure comprises:

a first conductive layer and a second conductive layer; and

an insulating layer interposed between the first and second conductive layers.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 64776 FRAME: 318. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 28, 2025
From: HUANG, CHEN-CHI; HUANG, CHANG-YAO; CHEN, PO-CHENG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 070672/0157 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2023
From: HUANG, CHEN-CHI; HUANG, CHANG-YAO; CHEN, PO-CHENG
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 064776/0318 →
Continuity (3)
Division 17468871 · Sep 8, 2021
Provisional Application 63178084 · Apr 22, 2021
Related Publication 20230387050A1 · Nov 30, 2023
References Cited (11)
US 6383909B1 · Nagaya et al. · 2002 [cited by applicant]
US 7911012B2 · Leedy · 2011 [cited by applicant]
US 11855017B2 · Yang · 2023 [cited by examiner]
US 11955423B2 · Yang · 2024 [cited by examiner]
US 20070037406A1 · Park et al. · 2007 [cited by applicant]
US 20100279489A1 · Wang · 2010 [cited by applicant]
US 20190333862A1 · Wang et al. · 2019 [cited by applicant]
US 20200035596A1 · Kao · 2020 [cited by examiner]
US 20220059346A1 · Yamaguchi et al. · 2022 [cited by applicant]
US 20220367390A1 · Wu · 2022 [cited by examiner]
Decision to grant patent, Application No. 11420051810, Jan. 13, 2025, 3 pages, Taiwan Search Report. [cited by applicant]