IP Library › Granted Patent US 12,288,772
Granted Patent B2
US 12,288,772 · App. 17/222,394 · Granted Apr 29, 2025

Tiled display device

Inventors: Sang Seop Kum (Yongin-si, KR); Beom Jun Kim (Yongin-si, KR); Seung Kyu Lee (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L25/0753H01L23/544H10D86/40H10D86/60H10H20/851H10H20/855H10H20/857H01L2223/54426H10H20/882
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,772
App. No.
17/222,394
Granted
Apr 29, 2025
Kind
B2
Abstract

A tiled display device includes a first display device and a second display device, each of the first display and the second display including a display area and a non-display area. The first display device and the second display device are bonded to each other. The first display device includes an alignment key area and a lower electrode layer. The alignment key area performs an alignment key function when a process is performed on the tiled display device. The lower electrode layer includes a first lower electrode layer and a second lower electrode layer. The first lower electrode layer surrounds the display area of the first display device and the second lower electrode layer is disposed in the alignment key area.

Claims (77)

1. A tiled display device comprising:

a first display device and a second display device, each of the first display device and the second display device including a display area and a non-display area, wherein

the first display device and the second display device are adjacent to each other,

the first display device includes:

a lower electrode layer;

an alignment key area that performs an alignment key function when a process is performed on the tiled display device; and

a transistor located on a substrate,

the lower electrode layer includes:

a first lower electrode layer that surrounds the display area of the first display device;

a second lower electrode layer disposed in the alignment key area; and

a third lower electrode layer that overlaps the transistor,

the lower electrode layer is disposed under the transistor,

the first lower electrode layer and the second lower electrode layer are integral with each other and are spaced apart from the third lower electrode layer, and

the first lower electrode layer, the second lower electrode layer, and the third lower electrode layer include a same material.

2. The tiled display device of claim 1 , wherein the second lower electrode layer performs the alignment key function.

3. The tiled display device of claim 1 , wherein the alignment key area includes:

a first alignment key area; and

a second alignment key area that does not overlap with the first alignment key area in a plan view.

4. The tiled display device of claim 3 , wherein

the first alignment key area is disposed at a corner of the first display device, and

the second alignment key area is disposed at another corner of the first display device.

5. The tiled display device of claim 1 , wherein

the first lower electrode layer extends in a first direction, and

at least a portion of the second lower electrode layer extends in a direction non-parallel to the first direction.

6. The tiled display device of claim 5 , wherein

the first display device includes a plurality of pixels arranged in a matrix form, the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a row direction, and

the second lower electrode layer is disposed between the edge pixel and the adjacent pixel in the row direction.

7. The tiled display device of claim 5 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a column direction, and

the second lower electrode layer is disposed between the edge pixel and the adjacent pixel in the column direction.

8. The tiled display device of claim 1 , wherein the second lower electrode layer has a shape protruding from the first lower electrode layer.

9. The tiled display device of claim 8 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include an edge pixel most adjacent to at least one of corners of the display area, and

the second lower electrode layer overlaps the edge pixel along at least one of a row direction and a column direction.

10. The tiled display device of claim 1 , wherein the second lower electrode layer is spaced apart from the first lower electrode layer in a plan view.

11. The tiled display device of claim 10 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a column direction, and

the second lower electrode layer is disposed between the edge pixel and the adjacent pixel.

12. The tiled display device of claim 10 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a row direction, and

the second lower electrode layer is disposed between the edge pixel and the adjacent pixel.

13. The tiled display device of claim 1 , wherein at least a portion of the second lower electrode layer extends from at least a portion of the first lower electrode layer.

14. The tiled display device of claim 13 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a row direction, and

the second lower electrode layer is disposed between the edge pixel and the adjacent pixel.

15. The tiled display device of claim 1 , wherein

the first lower electrode layer has a first width, and

the second lower electrode layer has a second width, and

the second width is smaller than the first width.

16. The tiled display device of claim 15 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a row direction, and

the second lower electrode layer is located between the edge pixel and the adjacent pixel in the row direction.

17. The tiled display device of claim 15 , wherein

the first display device includes a plurality of pixels arranged in a matrix form,

the plurality of pixels include:

an edge pixel most adjacent to at least one of corners of the display area; and

an adjacent pixel adjacent to the edge pixel in a column direction, and

the second lower electrode layer is located between the edge pixel and the adjacent pixel in the column direction.

18. The tiled display device of claim 1 , wherein a shape of each of the first display device and the second display device is at least one of a triangular shape, a rectangular shape, a hexagonal shape, and a trigonal pyramid shape.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2021
From: KUM, SANG SEOP; KIM, BEOM JUN; LEE, SEUNG KYU
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 055826/0853 →
Priority Claims (1)
KR 10-2020-0126346 · Sep 28, 2020 · national
Continuity (1)
Related Publication 20220102322A1 · Mar 31, 2022
References Cited (22)
US 6686353B1 · Shiota et al. · 2004 [cited by applicant]
US 7102726B2 · Byun et al. · 2006 [cited by applicant]
US 10650746B2 · Kim · 2020 [cited by examiner]
US 10653021B2 · Kim et al. · 2020 [cited by applicant]
US 10962850B1 · Yang · 2021 [cited by examiner]
US 20050256230A1 · Yamaguchi et al. · 2005 [cited by applicant]
US 20160020264A1 · Choo · 2016 [cited by examiner]
US 20160284775A1 · Lee · 2016 [cited by examiner]
US 20170069699A1 · Kim · 2017 [cited by examiner]
US 20170146834A1 · Tak · 2017 [cited by examiner]
US 20170227809A1 · Sato · 2017 [cited by examiner]
US 20190287231A1 · Lee · 2019 [cited by examiner]
US 20210202685A1 · Ban · 2021 [cited by examiner]
US 20210311606A1 · Kono · 2021 [cited by examiner]
US 20220149134A1 · Youn · 2022 [cited by examiner]
US 20220390795A1 · Zhao · 2022 [cited by examiner]
JP 9127546 · 1997 [cited by applicant]
KR 1020040111454 · 2004 [cited by applicant]
KR 100487692 · 2005 [cited by applicant]
KR 100740906 · 2007 [cited by applicant]
KR 101157425 · 2012 [cited by applicant]
KR 101895522 · 2018 [cited by applicant]
Cited By (1)
US 12,648,281