IP Library Granted Patent US 12,288,784
Granted Patent B2
US 12,288,784 · App. 18/361,701 · Granted Apr 29, 2025

Semiconductor structures having wells with protruding sections for pickup cells

Inventors: Yung Feng Chang (Hsinchu, TW); Chun-Chia Hsu (Hsinchu, TW); Tung-Heng Hsieh (Hsinchu County, TW); Bao-Ru Young (Hsinchu County, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L27/0207H01L27/0924H01L29/0847
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,784
App. No.
18/361,701
Granted
Apr 29, 2025
Kind
B2
Abstract

A semiconductor structure includes a substrate having a first well of a first conductivity type and a second well of a second conductivity type. From a top view, the first well includes first and seconds edges extending along a first direction. The second edge has multiple turns, resulting in the first well having a protruding section and a recessed section. The semiconductor structure further includes a first source/drain feature over the protruding section and a second source/drain feature over a main body of the first well. The first source/drain feature is of the first conductivity type. The second source/drain feature is of the second conductivity type. The first and the second source/drain features are generally aligned along a second direction perpendicular to the first direction from the top view.

Claims (57)

1. A semiconductor structure, comprising:

a substrate having a first well of a first conductivity type and a second well of a second conductivity type that is opposite of the first conductivity type, wherein from a top view, the second well includes a main body that extends lengthwise along a first direction, a protruding section that protrudes out of the main body along a second direction perpendicular to the first direction, and a recessed section that recedes into the main body along a third direction opposite to the second direction; and

a first source/drain feature directly over the protruding section of the second well, wherein the first source/drain feature is of the second conductivity type.

2. The semiconductor structure of claim 1 , wherein from the top view, the second well includes a first edge that is generally straight and extends along the first direction and a second edge that is opposite to the first edge and extends generally along the first direction, wherein the second edge has multiple turns, resulting in the protruding section and the recessed section of the second well.

3. The semiconductor structure of claim 2 , wherein the first well includes a third edge that is generally straight and extends along the first direction and a fourth edge that is opposite to the third edge and extends generally along the first direction, wherein the fourth edge has multiple turns, resulting in a protruding section of the first well that protrudes out of a main body of the first well and a recessed section of the first well that recedes into the main body of the first well.

4. The semiconductor structure of claim 3 , wherein the protruding section of the first well fits into the recessed section of the second well, and the protruding section of the second well fits into the recessed section of the first well.

5. The semiconductor structure of claim 1 , further comprising:

a first source/drain contact over the first source/drain feature;

a first gate electrode adjacent to the first source/drain contact;

a first gate spacer on a sidewall of the first gate electrode;

a first etch stop layer laterally between the first source/drain contact and the first gate spacer; and

a first dielectric layer covering an entire top surface of the first gate electrode.

6. The semiconductor structure of claim 1 , further comprising:

a second source/drain feature directly over the main body of the second well, wherein the second source/drain feature is of the first conductivity type, wherein the first and the second source/drain features are generally aligned along the second direction from the top view.

7. The semiconductor structure of claim 6 , further comprising:

a second source/drain contact over the second source/drain feature;

a second gate electrode adjacent to the second source/drain contact;

a second gate spacer on a sidewall of the second gate electrode;

a second etch stop layer laterally between the second source/drain contact and the second gate spacer;

a second dielectric layer over a top surface of the second gate electrode; and

a gate contact penetrating through the second dielectric layer and electrically connected to the second gate electrode.

8. A semiconductor structure, comprising:

a substrate having a first well of a first conductivity type and a second well of a second conductivity type that is opposite of the first conductivity type, wherein from a top view, the first well includes a main body that extends lengthwise along a first direction, a protruding section that protrudes out of the main body along a second direction perpendicular to the first direction, and a recessed section that recedes into the main body along a third direction opposite to the second direction; and

a first source/drain feature directly over the protruding section of the first well, wherein the first source/drain feature is of the first conductivity type.

9. The semiconductor structure of claim 8 , further comprising:

a first source/drain contact over the first source/drain feature;

a first gate electrode adjacent to the first source/drain contact;

a first gate spacer on a sidewall of the first gate electrode;

a first etch stop layer laterally between the first source/drain contact and the first gate spacer; and

a first dielectric layer covering an entire top surface of the first gate electrode.

10. The semiconductor structure of claim 8 , further comprising:

a second source/drain feature directly over the main body of the first well, wherein the second source/drain feature is of the second conductivity type, wherein the first and the second source/drain features are generally aligned along the second direction from the top view.

11. The semiconductor structure of claim 10 , further comprising:

a second source/drain contact over the second source/drain feature;

a second gate electrode adjacent to the second source/drain contact;

a second gate spacer on a sidewall of the second gate electrode;

a second etch stop layer laterally between the second source/drain contact and the second gate spacer;

a second dielectric layer over a top surface of the second gate electrode; and

a gate contact penetrating through the second dielectric layer and electrically connected to the second gate electrode.

12. The semiconductor structure of claim 8 , further comprising:

multiple semiconductor layers connected to the first source/drain feature, wherein the first gate electrode wraps around each of the multiple semiconductor layers.

13. The semiconductor structure of claim 8 , wherein the second well includes another main body that extends lengthwise along the first direction, another protruding section that protrudes out of the main body of the second well along the third direction, and another recessed section that recedes into the main body of the second well along the second direction.

14. The semiconductor structure of claim 13 , wherein the protruding section of the first well fits into the recessed section of the second well, and the protruding section of the second well fits into the recessed section of the first well.

15. The semiconductor structure of claim 8 , wherein the protruding section of the first well is one of multiple protruding sections of the first well.

16. A semiconductor structure, comprising:

a substrate having a first well of a first conductivity type and a second well of a second conductivity type that is opposite of the first conductivity type, wherein from a top view, the first well includes a main body that extends lengthwise along a first direction, a protruding section that protrudes out of the main body along a second direction perpendicular to the first direction, and a recessed section that recedes into the main body along a third direction opposite to the second direction;

a first source/drain feature directly over the protruding section of the first well, wherein the first source/drain feature is of the first conductivity type; and

a second source/drain feature directly over the second well, wherein the second source/drain feature is of the first conductivity type, wherein the first and second source/drain features are generally aligned along the first direction.

17. The semiconductor structure of claim 16 , further comprising:

a first semiconductor fin extending upwards from the substrate and extending lengthwise along the first direction, wherein the first semiconductor fin extends over the second well and the protruding section of the first well.

18. The semiconductor structure of claim 17 , further comprising:

a second semiconductor fin extending upwards from the substrate and extending lengthwise along the first direction, wherein the second semiconductor fin extends over the second well and does not extend over the protruding section of the first well from the top view, wherein an edge of the protruding section of the first well is between the first and the second semiconductor fins from the top view.

19. The semiconductor structure of claim 16 , wherein the second well includes another main body that extends lengthwise along the first direction, another protruding section that protrudes out of the main body of the second well along the third direction, and another recessed section that recedes into the main body of the second well along the second direction, wherein the protruding section of the first well fits into the recessed section of the second well, and the protruding section of the second well fits into the recessed section of the first well.

20. The semiconductor structure of claim 17 , further comprising:

a second semiconductor fin extending upwards from the substrate and extending lengthwise along the first direction, wherein the second semiconductor fin extends over the main body of the first well and the protruding section of the second well;

a third source/drain feature directly over the protruding section of the second well, wherein the third source/drain feature is of the second conductivity type; and

a fourth source/drain feature directly over the main body of the first well, wherein the fourth source/drain feature is of the second conductivity type.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2023
From: CHANG, YUNG FENG; HSU, CHUN-CHIA; HSIEH, TUNG-HENG; YOUNG, BAO-RU
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 064702/0167 →
Continuity (3)
Continuation 17876954 · Jul 29, 2022
Continuation 17213979 · Mar 26, 2021
Related Publication 20230378158A1 · Nov 23, 2023
References Cited (43)
US 5143866A · Matsutani · 1992 [cited by applicant]
US 6768144B2 · Houston et al. · 2004 [cited by applicant]
US 7586147B2 · Liaw · 2009 [cited by applicant]
US 8310860B1 · Houston · 2012 [cited by applicant]
US 8693235B2 · Liaw · 2014 [cited by applicant]
US 8772109B2 · Colinge · 2014 [cited by applicant]
US 8785285B2 · Tsai et al. · 2014 [cited by applicant]
US 8816444B2 · Wann et al. · 2014 [cited by applicant]
US 8823065B2 · Wang et al. · 2014 [cited by applicant]
US 8860148B2 · Hu et al. · 2014 [cited by applicant]
US 8980763B2 · Wang et al. · 2015 [cited by applicant]
US 9105490B2 · Wang et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9236300B2 · Liaw · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 9607685B2 · Liaw · 2017 [cited by applicant]
US 9625824B2 · Lu et al. · 2017 [cited by applicant]
US 9627379B1 · Chang et al. · 2017 [cited by applicant]
US 9646973B2 · Liaw · 2017 [cited by applicant]
US 9691471B2 · Liaw · 2017 [cited by applicant]
US 10050045B1 · Hsu et al. · 2018 [cited by applicant]
US 10314154B1 · Hsu et al. · 2019 [cited by applicant]
US 10460794B1 · Liaw · 2019 [cited by applicant]
US 20080116400A1 · Schmidt et al. · 2008 [cited by applicant]
US 20130063803A1 · Delgado et al. · 2013 [cited by applicant]
US 20140153321A1 · Liaw · 2014 [cited by applicant]
US 20140252477A1 · Tseng et al. · 2014 [cited by applicant]
US 20160049410A1 · Seshadri et al. · 2016 [cited by applicant]
US 20160372182A1 · Liaw · 2016 [cited by applicant]
US 20170110454A1 · Chang et al. · 2017 [cited by applicant]
US 20170125411A1 · Yu et al. · 2017 [cited by applicant]
US 20190067277A1 · Tsai et al. · 2019 [cited by applicant]
US 20190103472A1 · Cheng et al. · 2019 [cited by applicant]
US 20190326287A1 · Liaw · 2019 [cited by examiner]
US 20190371673A1 · Ching et al. · 2019 [cited by applicant]
US 20200098766A1 · Liaw · 2020 [cited by applicant]
US 20200168616A1 · Yang et al. · 2020 [cited by applicant]
US 20200251476A1 · Chang et al. · 2020 [cited by applicant]
US 20200395476A1 · Su et al. · 2020 [cited by applicant]
EP 0023429 · 1985 [cited by applicant]
Intel, AN 766: Intel® Stratix® 10 Devices, High Speed Signal Interface Layout Design Guideline, Mar. 12, 2019, 87 pages. [cited by applicant]
Vladimír Stejskal, Jiří Slezák, On Semiconductor®, LOD Effect: Modeling and Implementation, Mar. 8, 2016, 20 pages. [cited by applicant]