IP Library Granted Patent US 12,288,787
Granted Patent B2
US 12,288,787 · App. 17/700,519 · Granted Apr 29, 2025

Semiconductor device

Inventor: Motoyoshi Kubouchi (Matsumoto, JP)
Assignee: FUJI ELECTRIC CO., LTD.
H01L27/0823
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,787
App. No.
17/700,519
Granted
Apr 29, 2025
Kind
B2
Abstract

A semiconductor device includes a semiconductor substrate including an active region and an outer peripheral region. The active region includes a transistor portion and a diode portion. The outer peripheral region includes a current sensing unit. A lifetime control region including a lifetime killer is provided from the diode portion to at least a part of the transistor portion. The current sensing unit includes a sense transistor non-irradiation region not provided with the lifetime control region and a sense transistor irradiation region provided with the lifetime control region.

Claims (59)

1. A semiconductor device comprising:

a semiconductor substrate including an active region and an outer peripheral region, wherein

the active region includes a transistor portion and a diode portion,

the outer peripheral region includes a current sensing unit,

a lifetime control region including a lifetime killer is provided from the diode portion to at least a part of the transistor portion, and

the current sensing unit includes a sense transistor non-irradiation region not provided with the lifetime control region and a sense transistor irradiation region provided with the lifetime control region.

2. The semiconductor device according to claim 1 , wherein

an area ratio between the sense transistor irradiation region and the sense transistor non-irradiation region is equal to an area ratio between a boundary region provided with the lifetime control region and a non-boundary region in the transistor portion.

3. The semiconductor device according to claim 1 , further comprising:

a gate metal layer provided above a front surface of the semiconductor substrate;

an emitter electrode provided above the front surface of the semiconductor substrate; and

a plurality of trench portions provided in a front surface side of the semiconductor substrate in the transistor portion, the diode portion, and the current sensing unit, wherein

the plurality of trench portions includes a gate trench portion electrically connected to the gate metal layer and a dummy trench portion electrically connected to the emitter electrode, and

a ratio between a number of the gate trench portions and a number of the dummy trench portions per unit length in the current sensing unit is equal to the ratio in the transistor portion.

4. The semiconductor device according to claim 2 , further comprising:

a gate metal layer provided above a front surface of the semiconductor substrate;

an emitter electrode provided above the front surface of the semiconductor substrate; and

a plurality of trench portions provided in a front surface side of the semiconductor substrate in the transistor portion, the diode portion, and the current sensing unit, wherein

the plurality of trench portions includes a gate trench portion electrically connected to the gate metal layer and a dummy trench portion electrically connected to the emitter electrode, and

a ratio between a number of the gate trench portions and a number of the dummy trench portions per unit length in the current sensing unit is equal to the ratio in the transistor portion.

5. The semiconductor device according to claim 1 , wherein

the current sensing unit includes a first region extending along one of facing end portions of the current sensing unit and a second region extending along another of the facing end portions, and the first region and the second region are one of the sense transistor non-irradiation region or the sense transistor irradiation region.

6. The semiconductor device according to claim 2 , wherein

the current sensing unit includes a first region extending along one of facing end portions of the current sensing unit and a second region extending along another of the facing end portions, and the first region and the second region are one of the sense transistor non-irradiation region or the sense transistor irradiation region.

7. The semiconductor device according to claim 3 , wherein

the current sensing unit includes a first region extending along one of facing end portions of the current sensing unit and a second region extending along another of the facing end portions, and the first region and the second region are one of the sense transistor non-irradiation region or the sense transistor irradiation region.

8. The semiconductor device according to claim 3 , wherein

the current sensing unit further includes an invalid region between the sense transistor non-irradiation region and the sense transistor irradiation region.

9. The semiconductor device according to claim 8 , wherein

a trench portion set to have an emitter potential is provided in the invalid region.

10. The semiconductor device according to claim 8 , wherein

an upper surface of a mesa portion between the plurality of trench portions provided in the front surface side of the semiconductor substrate in the invalid region is not in contact with the emitter electrode.

11. The semiconductor device according to claim 9 , wherein

an upper surface of a mesa portion between the plurality of trench portions provided in the front surface side of the semiconductor substrate in the invalid region is not in contact with the emitter electrode.

12. The semiconductor device according to claim 8 , wherein

the transistor portion and the current sensing unit include an emitter region of a first conductivity type which is provided at the front surface of the semiconductor substrate, and

the emitter region is not provided in the invalid region.

13. The semiconductor device according to claim 9 , wherein

the transistor portion and the current sensing unit include an emitter region of a first conductivity type which is provided at the front surface of the semiconductor substrate, and

the emitter region is not provided in the invalid region.

14. The semiconductor device according to claim 10 , wherein

the transistor portion and the current sensing unit include an emitter region of a first conductivity type which is provided at the front surface of the semiconductor substrate, and

the emitter region is not provided in the invalid region.

15. The semiconductor device according to claim 8 , wherein

a separation region of a second conductivity type is provided in the invalid region.

16. The semiconductor device according to claim 8 , wherein

the transistor portion and the diode portion include a base region of a second conductivity type which is provided at the front surface of the semiconductor substrate, and

the invalid region includes a well region of the second conductivity type which is provided at the front surface of the semiconductor substrate, and a doping concentration of the well region is higher than a doping concentration of the base region.

17. The semiconductor device according to claim 9 , wherein

the transistor portion and the diode portion include a base region of a second conductivity type which is provided at the front surface of the semiconductor substrate, and

the invalid region includes a well region of the second conductivity type which is provided at the front surface of the semiconductor substrate, and a doping concentration of the well region is higher than a doping concentration of the base region.

18. The semiconductor device according to claim 1 , further comprising:

a passivation layer configured to cover the current sensing unit, the passivation layer being above a front surface of the semiconductor substrate, wherein

the passivation layer includes an opening located above the sense transistor irradiation region.

19. The semiconductor device according to claim 2 , further comprising:

a passivation layer configured to cover the current sensing unit, the passivation layer being above a front surface of the semiconductor substrate, wherein

the passivation layer includes an opening located above the sense transistor irradiation region.

20. The semiconductor device according to claim 18 , wherein

an end portion of the opening is disposed so as to overlap an end portion of the sense transistor irradiation region or to entirely cover the sense transistor irradiation region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2022
From: KUBOUCHI, MOTOYOSHI
To: FUJI ELECTRIC CO., LTD.
Reel/Frame 059330/0976 →
Priority Claims (1)
JP 2021-086533 · May 21, 2021 · national
Continuity (1)
Related Publication 20220375933A1 · Nov 24, 2022
References Cited (19)
US 11239234B2 · Obata · 2022 [cited by applicant]
US 11264491B2 · Ozaki · 2022 [cited by examiner]
US 20150179758A1 · Ata · 2015 [cited by applicant]
US 20170222029A1 · Kono · 2017 [cited by applicant]
US 20190013313A1 · Naito · 2019 [cited by examiner]
US 20200144149A1 · Kubouchi · 2020 [cited by applicant]
US 20210151589A1 · Shoji · 2021 [cited by applicant]
JP 2011044529A · 2011 [cited by applicant]
JP 2017135339A · 2017 [cited by applicant]
JP 2018067624A · 2018 [cited by applicant]
JP 2018182221A · 2018 [cited by applicant]
JP 2020077674A · 2020 [cited by applicant]
JP 2020191422A · 2020 [cited by applicant]
WO 2014013618A1 · 2014 [cited by applicant]
WO 2015185742A1 · 2015 [cited by applicant]
WO 2019116696A1 · 2019 [cited by applicant]
WO 2020077674A1 · 2020 [cited by applicant]
WO 2020162012A1 · 2020 [cited by applicant]
Office Action issued for counterpart Japanese Application No. 2021-086533, transmitted from the Japanese Patent Office on Jan. 28, 2025 (drafted on Jan. 20, 2025). [cited by applicant]