IP Library Granted Patent US 12,292,807
Granted Patent B2
US 12,292,807 · App. 17/901,859 · Granted May 6, 2025

Method and system for performing dataload protocol operation testing in an avionics unit

Inventors: Jignesh Jagdishbhai Trivedi (Bengaluru, IN); Sourav Dey (Bengaluru, IN)
Assignee: HCL Technologies Limited
G06F11/27B64F5/60
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,292,807
App. No.
17/901,859
Granted
May 6, 2025
Kind
B2
Abstract

A method for performing dataload protocol operation testing in an avionics Line Replaceable UNIT (LRU) is disclosed. In some embodiments, the method includes sending a request to initiate transfer of a dataload sequence from an external data loader to a target hardware. The method further includes receiving an acceptance status from the target hardware to initiate transfer of the dataload sequence based on at least one of the valid or invalid dataload sequence request or response. The method further includes determining, based on the invalid dataload sequence request or response, occurrence of one or more failure scenarios associated with at least one of: the transmission of the dataload sequence; and the receiving of the acceptance status from the target hardware on different stages of dataload operation.

Claims (44)

1. A method of performing dataload protocol operation testing in an avionics Line Replaceable UNIT (LRU), the method comprising:

sending, by a dataload verification device, a request to initiate transmission of a dataload sequence from an external data loader to a target hardware, wherein the dataload sequence corresponds to at least one of a valid or invalid dataload sequence request or response;

receiving, by the dataload verification device, an acceptance status from the target hardware to initiate the transmission of the dataload sequence based on at least one of the valid or invalid dataload sequence request;

scrutinizing, by the dataload verification device, accuracy of the dataload sequence;

determining, by the dataload verification device, based on the invalid dataload sequence request, occurrence of one or more failure scenarios associated with at least one of:

the transmission of the dataload sequence; and

the receiving of the acceptance status from the target hardware on different stages of dataload operation;

identifying, by the dataload verification device, a failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response;

wherein the invalid dataload sequence request or response comprises at least one of an invalid request, an invalid response, a delayed request, a delayed response, a non-delivery request, or a non-delivery response; and

rectifying, by the dataload verification device, the failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response.

2. The method as claimed in claim 1 , wherein the one or more failure scenarios comprises at least one of:

non-delivery of the dataload sequence at the target hardware;

delay in the transmission of the dataload sequence to the target hardware with respect to a predefined time interval, wherein the predefined time interval corresponds to a threshold timeframe associated with receiving the dataload sequence; and

transmitting one or more invalid protocol files to the target hardware that is distinct to the transmission of the dataload sequence.

3. The method as claimed in claim 1 , wherein the method further comprises:

connecting the external data loader and the target hardware via an ethernet or switched ethernet connection, and wherein the external data loader and the target hardware uses ARINC 615A protocol for uploading and downloading the dataload operation.

4. A system for performing dataload protocol operation testing in an avionics Line Replaceable UNIT (LRU), the system comprising:

a processor; and

a memory communicatively coupled to the processor, wherein the memory stores processor executable instructions, which, on execution, causes the processor to:

send a request to initiate transmission of a dataload sequence from an external data loader to a target hardware, wherein the dataload sequence corresponds to at least one of a valid or invalid dataload sequence request or response;

receive an acceptance status from the target hardware to initiate the transmission of the dataload sequence based on at least one of the valid or invalid dataload sequence request;

scrutinize, by a dataload verification device, accuracy of the dataload sequence;

determine, based on the invalid dataload sequence request, occurrence of one or more failure scenarios associated with at least one of:

the transmission of the dataload sequence; and

the receiving of the acceptance status from the target hardware on different stages of dataload operation;

identify, by the dataload verification device, a failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response;

wherein the invalid dataload sequence request or response comprises at least one of an invalid request, an invalid response, a delayed request, a delayed response, a non-delivery request, or a non-delivery response; and

rectify, by the dataload verification device, the failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response.

5. The system of claim 4 , wherein the one or more failure scenarios comprises at least one of:

non-delivery of the dataload sequence at the target hardware;

delay in the transmission of the dataload sequence to the target hardware with respect to a predefined time interval, wherein the predefined time interval corresponds to a threshold timeframe associated with receiving the dataload sequence; and

transmitting one or more invalid protocol files to the target hardware that is distinct to the transmission of the dataload sequence.

6. The system of claim 4 , wherein the processor executable instructions cause the processor to:

connect the external data loader and the target hardware via an ethernet or switched ethernet connection, and wherein the external data loader and the target hardware uses ARINC 615A protocol for uploading and downloading the dataload operation.

7. A non-transitory computer-readable medium storing computer-executable instructions for performing dataload protocol operation testing in an avionics Line Replaceable UNIT (LRU), the stored instructions, when executed by a processor, cause the processor to perform operations comprises:

sending a request to initiate transmission of a dataload sequence from an external data loader to a target hardware, wherein the dataload sequence corresponds to at least one of a valid or invalid dataload sequence request or response;

receiving an acceptance status from the target hardware to initiate the transmission of the dataload sequence based on at least one of the valid or invalid dataload sequence request;

scrutinizing, by a dataload verification device, accuracy of the dataload sequence;

determining based on the invalid dataload sequence request, occurrence of one or more failure scenarios associated with at least one of:

the transmission of the dataload sequence; and

the receiving of the acceptance status from the target hardware on different stages of dataload operation;

identifying, by the dataload verification device, a failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response;

wherein the invalid dataload sequence request or response comprises at least one of an invalid request, an invalid response, a delayed request, a delayed response, a non-delivery request, or a non-delivery response; and

rectifying, by the dataload verification device, the failure scenario of the one or more failure scenarios corresponding to the invalid dataload sequence request or response.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 2, 2022
From: TRIVEDI, JIGNESH JAGDISHBHAI; DEY, SOURAV
To: HCL TECHNOLOGIES LIMITED
Reel/Frame 060972/0780 →
Priority Claims (1)
IN 202111057114 · Dec 8, 2021 · national
Continuity (1)
Related Publication 20230176956A1 · Jun 8, 2023
References Cited (38)
US 6671589B2 · Holst et al. · 2003 [cited by applicant]
US 7840770B2 · Larson et al. · 2010 [cited by applicant]
US 8255112B2 · Conzachi · 2012 [cited by examiner]
US 9753969B2 · Ceccom · 2017 [cited by examiner]
US 10353838B1 · Bantoft · 2019 [cited by examiner]
US 10826626B2 · Jha · 2020 [cited by examiner]
US 10936390B2 · Balasubramanian · 2021 [cited by examiner]
US 20050080920A1 · Bender · 2005 [cited by examiner]
US 20100312420A1 · Sham · 2010 [cited by examiner]
US 20130166135A1 · Dunsdon · 2013 [cited by examiner]
US 20150203216A1 · Goldstein · 2015 [cited by examiner]
US 20150261676A1 · Busaba · 2015 [cited by examiner]
US 20160094683A1 · Yun · 2016 [cited by examiner]
US 20170134087A1 · Law · 2017 [cited by examiner]
US 20170259942A1 · Ziarno · 2017 [cited by examiner]
US 20170289189A1 · Bush · 2017 [cited by examiner]
US 20170295031A1 · Bush · 2017 [cited by examiner]
US 20180102964A1 · Kao · 2018 [cited by examiner]
US 20180151003A1 · Grobler · 2018 [cited by examiner]
US 20180375747A1 · Bush · 2018 [cited by examiner]
US 20190202581A1 · Sham · 2019 [cited by examiner]
US 20190256227A1 · Balasubramanian · 2019 [cited by examiner]
US 20200023992A1 · Conaway · 2020 [cited by examiner]
US 20200304217A1 · Jha · 2020 [cited by examiner]
US 20200310903A1 · Trivedi · 2020 [cited by examiner]
US 20210152237A1 · King et al. · 2021 [cited by applicant]
US 20230040617A1 · Williams · 2023 [cited by examiner]
US 20230095120A1 · Choi · 2023 [cited by examiner]
US 20230401965A1 · Hochwarth · 2023 [cited by examiner]
CA 2781029A1 · 2012 [cited by examiner]
EP 2908494A1 · 2015 [cited by examiner]
EP 2930614A1 · 2015 [cited by examiner]
EP 3819801A1 · 2021 [cited by examiner]
GB 2505204A · 2014 [cited by applicant]
WO WO2007050164A1 · 2007 [cited by examiner]
A. Veselinović, B. M. Todorović and S. Marković, “ARINC 615A Data Loader Using Ethernet Interface for Aircrafts,” 2018 26th Telecommunications Forum (TELFOR), Belgrade, Serbia, 2018, pp. 1-4 (Year: 2018). [cited by examiner]
Rashmi R, Srinidhi N R, Shriharsha S, Ashwani Kumar, Byra Reddy, ARINC 615A and 665-3 based Data Loader for Aircrafts, Jul. 2016 International Journal of Engineering Trends and Technology 37(5):260-264 DOI:10.14445/2231… [cited by applicant]
Naveen Manjunath, Praveen Kumar Krishnamurthy, Client-Server based Arinc—615A Data Loading for Aircrafts, Bangalore, ISSN: 2231-5381 , International Journal of Engineering Trends and Technology (IJETT)—vol. 50 No. 3 Aug… [cited by applicant]