IP Library › Granted Patent US 12,295,166
Granted Patent B2
US 12,295,166 · App. 17/581,796 · Granted May 6, 2025

High density shield gate transistor structure and method of making

Inventors: Madhur Bobde (Sunnyvale, CA); Sik Lui (Sunnyvale, CA); Lei Zhang (Portland, OR); Xiaobin Wang (San Jose, CA)
Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LP
H10D64/513H10D62/393H10D84/0144H10D84/038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,295,166
App. No.
17/581,796
Granted
May 6, 2025
Kind
B2
Abstract

A device and a method of making the device comprising, a semiconductor substrate layer and an epitaxial layer formed on the semiconductor substrate. One or more trenches are formed in the epitaxial layer, each trench having a pair of opposing sidewalls, wherein a distance between the opposing sidewalls is greater near a bottom of the trench than near a top of the trench, wherein the bottom of the trench is closer to the semiconductor substrate layer than the top.

Claims (19)

1. A device comprising:

a semiconductor substrate layer;

an epitaxial layer on the semiconductor substrate;

one or more trenches in the epitaxial layer, each trench having a pair of opposing sidewalls, wherein a distance between the opposing sidewalls is greater near a bottom of the trench than near a top of the trench, wherein the bottom of the trench is closer to the semiconductor substrate layer than the top of the trench;

a trench-insulating layer lining each of the one or more trenches in the epitaxial layer; and

a conductive material layer formed on the trench-insulating layer in each of the one or more trenches in the epitaxial layer wherein a distance between opposing sides of the conductive material is greater near the bottom of the one or more trenches than near a top of the one or more trenches.

2. The device of claim 1 wherein each trench of the one or more trenches includes a bottom that is concave.

3. The device of claim 1 wherein the pair of opposing sidewalls include an inverse taper region wherein the distance between the opposing sidewalls increases with depth from the top into the epitaxial layer.

4. The device of claim 1 wherein the conductive material layer includes a gate electrode that is conductively coupled to a gate contact.

5. A device comprising:

a semiconductor substrate layer;

an epitaxial layer on the semiconductor substrate;

one or more trenches in the epitaxial layer, each trench having a pair of opposing sidewalls, wherein a distance between the opposing sidewalls is greater near a bottom of the trench than near a top of the trench, wherein the bottom of the trench is closer to the semiconductor substrate layer than the top of the trench;

a trench-insulating layer lining each of the one or more trenches in the epitaxial layer; and

a conductive material layer formed on the trench-insulating layer in each of the one or more trenches in the epitaxial layer wherein the conductive material layer formed on the trench-insulating layer includes a shield electrode formed near the bottom of the one or more trenches, the device further comprising gate insulating layer on top of the shield electrode and a gate electrode on top of the gate insulating layer, wherein the gate insulating layer is comprised of an insulating material and the gate electrode is made of a conductive material.

6. The device of claim 5 wherein a width of the gate electrode is less than a width of the shield electrode.

7. The device of claim 6 wherein the width of the gate electrode is a distance between opposing sides of the gate electrode and the width of the shield electrode is a distance between opposing sides of the shield electrode, wherein each of the opposing side walls of the gate electrode has a corresponding side wall of the shield electrode on the same side of the one or more trenches.

8. The device of claim 5 wherein a width of the gate electrode is equal to a width of the shield electrode.

9. The device of claim 1 wherein the one or more trenches includes two or more trenches wherein the pitch between trenches is 0.8 microns or less.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2022
From: BOBDE, MADHUR; LUI, SIK; ZHANG, LEI; WANG, XIAOBIN
To: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LP
Reel/Frame 058927/0734 →
Continuity (1)
Related Publication 20230238440A1 · Jul 27, 2023
References Cited (13)
US 5998833A · Baliga · 1999 [cited by applicant]
US 6132631A · Nallan et al. · 2000 [cited by applicant]
US 7667269B2 · Tsuzuki et al. · 2010 [cited by applicant]
US 9136377B2 · Lee et al. · 2015 [cited by applicant]
US 9799743B1 · Li et al. · 2017 [cited by applicant]
US 9847395B2 · Laforet · 2017 [cited by examiner]
US 11245016B2 · Sheridan et al. · 2022 [cited by applicant]
US 20090127617A1 · Shin · 2009 [cited by examiner]
US 20160027913A1 · Shin · 2016 [cited by examiner]
US 20190326433A1 · Sumida · 2019 [cited by examiner]
US 20220336594A1 · Haase · 2022 [cited by examiner]
US 20230343871A1 · Karner · 2023 [cited by examiner]
US 20240162334A1 · Mrinal · 2024 [cited by examiner]