IP Library › Granted Patent US 12,298,639
Granted Patent B2
US 12,298,639 · App. 18/372,869 · Granted May 13, 2025

Display device

Inventors: Yoshitaka Ozeki (Tokyo, JP); Gen Koide (Tokyo, JP); Nobutaka Ozaki (Tokyo, JP); Koshiro Moriguchi (Tokyo, JP)
Assignee: Japan Display Inc.
G02F1/1368G02F1/134309G02F1/136209G02F1/136286H10D30/6723H10D30/6755H10D86/423H10D86/441H10D86/60G02F1/133308G02F1/13439
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,298,639
App. No.
18/372,869
Granted
May 13, 2025
Kind
B2
Abstract

A display device includes a first transistor provided with an oxide semiconductor layer, a first gate electrode facing the oxide semiconductor layer and a first gate insulating layer between the oxide semiconductor layer and the first gate electrode, a first transparent conductive layer in contact with the oxide semiconductor layer in a first contact area not overlapping the first gate electrode in a plan view, and a second transparent conductive layer connected to the first transparent conductive layer in a second contact area overlapping the first gate electrode in a plan view and provided in a display area of the pixel.

Claims (58)

1. A display device comprising:

a transistor with a semiconductor layer and a gate electrode;

a pixel including the transistor and a display area emitting light to an outside of the pixel;

a first transparent conductive layer overlapping more than half of the gate electrode in a direction of a gate length in a plan view and being in contact with the semiconductor layer in a first contact area not overlapping the gate electrode; and

a second transparent conductive layer overlapping the gate electrode in a plan view and being connected to the first transparent conductive layer in a second contact area overlapping the gate electrode,

wherein

a first part of the second transparent conductive layer overlaps the display area in a plan view,

the first transparent conductive layer is in contact with the second transparent conductive layer in a contact hole,

the contact hole is filled with a spacer, and

a part of the spacer is located outside the contact hole.

2. The display device according to claim 1 , wherein the semiconductor layer is formed of an oxide semiconductor.

3. The display device according to claim 1 , wherein the first contact area is in the display area in a plan view.

4. The display device according to claim 1 , further comprising a light-shielding layer overlapping the semiconductor layer,

wherein a second part of the second transparent conductive layer overlaps the light-shielding layer in a plan view.

5. The display device according to claim 4 , wherein the first contact area does not overlap the light-shielding layer in a plan view.

6. The display device according to claim 1 , further comprising a light-shielding layer overlapping the semiconductor layer,

wherein the first contact area does not overlap the light-shielding layer in a plan view.

7. The display device according to claim 1 , further comprising wirings electrically connected to the transistor,

wherein the first contact area does not overlap the wirings.

8. The display device according to claim 1 , wherein the second transparent conductive layer is a pixel electrode of the pixel.

9. A display device comprising:

a transistor with a semiconductor layer and a gate electrode;

a pixel including the transistor and a display area emitting light to an outside of the pixel;

a first conductive layer overlapping more than half of the gate electrode in a direction of a gate length in a plan view and being in contact with the semiconductor layer in a first contact area not overlapping the gate electrode; and

a second conductive layer overlapping the gate electrode in a plan view and being connected to the first conductive layer in a second contact area overlapping the gate electrode,

wherein

the first contact area is in the display area in a plan view,

the first conductive layer is in contact with the second conductive layer in a contact hole,

the contact hole is filled with a spacer, and

a part of the spacer is located outside the contact hole.

10. The display device according to claim 9 , wherein the semiconductor layer is formed of an oxide semiconductor.

11. The display device according to claim 9 , further comprising a light-shielding layer overlapping the semiconductor layer,

wherein a part of the second conductive layer overlaps the light-shielding layer in a plan view.

12. The display device according to claim 11 , wherein the first contact area does not overlap the light-shielding layer in a plan view.

13. The display device according to claim 9 , further comprising a light-shielding layer overlapping the semiconductor layer,

wherein the first contact area does not overlap the light-shielding layer in a plan view.

14. The display device according to claim 9 , further comprising wirings electrically connected to the transistor,

wherein the first contact area does not overlap the wirings.

15. The display device according to claim 9 , wherein the second conductive layer is a pixel electrode of the pixel.

16. A display device comprising:

a first pixel and a second pixel adjacent to the first pixel;

a first transistor included in the first pixel and having a first semiconductor layer and a first gate electrode;

a second transistor layer included in the second pixel and having a second semiconductor layer and a second gate electrode;

a first conductive layer included in the first pixel, overlapping the first gate electrode in a plan view and being in contact with the first semiconductor layer in a first contact area not overlapping the first gate electrode; and

a second conductive layer included in the first pixel, overlapping the first gate electrode in a plan view and being connected to the first conductive layer in a second contact area overlapping the first gate electrode,

wherein the second conductive layer overlaps the second semiconductor layer in a plan view.

17. The display device according to claim 16 , wherein the first and second semiconductor layers are formed of an oxide semiconductor.

18. The display device according to claim 16 , wherein the second conductive layer is a pixel electrode of the first pixel.

19. The display device according to claim 16 , further comprising:

a third conductive layer overlapping the second gate electrode in a plan view and being in contact with the second semiconductor layer in a third contact area not overlapping the second gate electrode; and

a fourth conductive layer overlapping the second gate electrode in a plan view and being connected to the third conductive layer in a fourth contact area overlapping the second gate electrode,

wherein the fourth conductive layer does not overlap the first semiconductor layer in a plan view.

20. The display device according to claim 16 , further comprising a third pixel with a third transistor, and a third semiconductor layer of the third transistor,

wherein the first pixel is adjacent to the second pixel in a first direction,

the third pixel is adjacent to the second pixel in a second direction different from the first direction, and

the second conductive layer overlaps the third semiconductor layer in a plan view.

21. The display device according to claim 1 , wherein the first transparent conductive layer overlaps an entirety of the gate electrode in the direction of the gate length in a cross-sectional view.

22. The display device according to claim 9 , wherein the first conductive layer overlaps an entirety of the gate electrode in the direction of the gate length in a cross-sectional view.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071875/0594 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2023
From: OZEKI, YOSHITAKA; KOIDE, GEN; OZAKI, NOBUTAKA; MORIGUCHI, KOSHIRO
To: JAPAN DISPLAY INC.
Reel/Frame 065049/0107 →
Priority Claims (1)
JP 2021-056085 · Mar 29, 2021 · national
Continuity (2)
Continuation 17674364 · Feb 17, 2022
Related Publication 20240019745A1 · Jan 18, 2024
References Cited (12)
US 20080116463A1 · Ito · 2008 [cited by applicant]
US 20150200207A1 · Nozu et al. · 2015 [cited by applicant]
US 20190189723A1 · Kim et al. · 2019 [cited by applicant]
US 20200285090A1 · Tanaka · 2020 [cited by applicant]
US 20210074785A1 · Kim et al. · 2021 [cited by applicant]
US 20210082996A1 · Ikeda et al. · 2021 [cited by applicant]
US 20220276540A1 · Wang · 2022 [cited by examiner]
CN 104536228A · 2015 [cited by applicant]
CN 112466907A · 2021 [cited by applicant]
German Office Action and English Translation from corresponding German Patent Application No. 102022202993.3, mailed Nov. 17, 2023. 11 pages. [cited by applicant]
English Translation Office Action issued in related Japanese Patent Application No. 2021-056085, dated May 21, 2024. 5 pages. [cited by applicant]
English Translation Office Action issued in related Chinese Patent Application No. 202210271054.6, dated Dec. 10, 2024. 8 pages. [cited by applicant]