IP Library › Granted Patent US 12,322,664
Granted Patent B2
US 12,322,664 · App. 17/342,108 · Granted Jun 3, 2025

Display panel and test method thereof

Inventors: Hae Kwan Seo (Yongin-si, KR); Young Ha Sohn (Yongin-si, KR); Woo Mi Bae (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L22/22G01R31/2825H01L25/167
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,322,664
App. No.
17/342,108
Granted
Jun 3, 2025
Kind
B2
Abstract

A method of testing a display panel includes applying a test voltage to each of data lines; applying a gate signal to each of the gate lines; measuring a sensing voltage applied to end of the light emitting unit of each of the pixels by the pixel circuit in response to the gate signal and the test voltage; and determining whether the light emitting elements are validly connected in series within the light emitting unit of each of the pixels based on the sensing voltage.

Claims (34)

1. A method of testing a display panel which includes pixels electrically connected to gate lines and data lines, each of the pixels including a pixel circuit electrically connected to a corresponding one of the gate lines and a corresponding one of the data lines, and a light emitting unit including an end electrically connected to the pixel circuit, comprising:

applying a test voltage to each of the data lines;

applying a gate signal to each of the gate lines;

measuring a sensing voltage applied to the end of the light emitting unit of each of the pixels by the pixel circuit in response to the gate signal and the test voltage; and

determining whether light emitting elements are validly connected in series in the light emitting unit of each of the pixels based on the sensing voltage.

2. The method of claim 1 , wherein

the test voltage is greater than a reference voltage, and

the reference voltage is equal to a voltage difference between a total operating voltage of the light emitting elements electrically connected in series and an operating voltage of one of the light emitting elements.

3. The method of claim 2 , wherein the test voltage is less than or equal to the total operating voltage of the light emitting elements.

4. The method of claim 2 , wherein the determining of whether the light emitting elements are validly connected in series includes determining that all of the light emitting elements are validly aligned in case that the sensing voltage is greater than the reference voltage.

5. The method of claim 2 , wherein the determining of whether the light emitting elements are validly connected in series includes determining that at least one of the light emitting elements is invalidly aligned in case that the sensing voltage is less than or equal to the reference voltage.

6. The method of claim 5 , further comprising:

in case that the sensing voltage is less than or equal to the reference voltage, determining that the at least one of the light emitting elements is short-circuited; and

physically opening the at least one of the light emitting elements by a repair process.

7. The method of claim 1 , wherein the applying of the test voltage to each of the data lines includes:

applying the test voltage to a first pad; and

sequentially applying the test voltage to at least a part of the data lines through a first demultiplexer electrically connected between the first pad and the data lines.

8. The method of claim 7 , wherein

the first demultiplexer includes sub-demultiplexers, and

the sequentially applying of the test voltage to the at least a part of the data lines includes applying simultaneously the test voltage to a part of the data lines through the sub-demultiplexers.

9. The method of claim 7 , wherein the applying of the gate signal to each of the gate lines includes:

applying the gate signal to a second pad; and

sequentially applying the gate signal to the gate lines through a second demultiplexer electrically connected between the second pad and the gate lines.

10. The method of claim 9 , wherein the sequentially applying of the gate signal to the gate lines includes sequentially applying the gate signal to the gate lines while the test voltage is applied to one of the data lines.

11. The method of claim 9 , wherein

the display panel further comprises sensing scan lines and sensing lines,

the pixel circuit includes a sensing transistor electrically connected between the end of the light emitting unit and a corresponding one of the sensing lines, the sensing transistor including a gate electrode electrically connected to a corresponding one of the sensing scan lines, and

the gate signal is simultaneously applied to one of the gate lines and one of the sensing lines through the second demultiplexer.

12. The method of claim 11 , wherein the first demultiplexer sequentially connects at least a part of the sensing lines to third pads.

13. The method of claim 1 , wherein the measuring of the sensing voltage includes:

applying the test voltage to a gate electrode of a driving transistor in the pixel circuit in response to the gate signal;

supplying an initialization voltage to an electrode of the driving transistor electrically connected to the end of the light emitting unit through a sensing line;

stopping supply of the initialization voltage while the test voltage is applied; and

measuring the sensing voltage changed based on a current flowing through the sensing line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2021
From: SEO, HAE KWAN; SOHN, YOUNG HA; BAE, WOO MI
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 056472/0307 →
Priority Claims (1)
KR 10-2020-0109694 · Aug 28, 2020 · national
Continuity (1)
Related Publication 20220068727A1 · Mar 3, 2022
References Cited (32)
US 8957696B2 · Von Staudt · 2015 [cited by examiner]
US 9922585B2 · Kim et al. · 2018 [cited by applicant]
US 9940860B2 · Kang et al. · 2018 [cited by applicant]
US 10254875B2 · Hong et al. · 2019 [cited by applicant]
US 10726775B2 · Yoo · 2020 [cited by examiner]
US 11017699B2 · Kim et al. · 2021 [cited by applicant]
US 11688314B2 · Lee et al. · 2023 [cited by applicant]
US 20070080913A1 · Park et al. · 2007 [cited by applicant]
US 20080136338A1 · Troccoli · 2008 [cited by examiner]
US 20130135324A1 · Hong · 2013 [cited by examiner]
US 20160086544A1 · Park et al. · 2016 [cited by applicant]
US 20170186371A1 · Takahashi · 2017 [cited by examiner]
US 20170205913A1 · Kimura · 2017 [cited by examiner]
CN 101038300 · 2007 [cited by applicant]
CN 105912150 · 2016 [cited by applicant]
CN 106291999 · 2017 [cited by applicant]
CN 110097842 · 2019 [cited by applicant]
JP 2016139078 · 2016 [cited by applicant]
KR 100543714 · 2006 [cited by applicant]
KR 1020060106323 · 2006 [cited by applicant]
KR 1020070040505 · 2007 [cited by applicant]
KR 1020100072509 · 2010 [cited by applicant]
KR 1020140133702 · 2014 [cited by applicant]
KR 1020150129931 · 2015 [cited by applicant]
KR 1020160001839 · 2016 [cited by applicant]
KR 1020160148834 · 2016 [cited by applicant]
KR 1020170066744 · 2017 [cited by applicant]
KR 1020190118223 · 2019 [cited by applicant]
KR 1020200026385 · 2020 [cited by applicant]
International Search Report corresponding to International Application No. PCT/KR2021/010294 dated Nov. 22, 2021. [cited by applicant]
Notice of Allowance for Korean Patent Application or Patent No. 10-2020-0109694, dated Aug. 5, 2024. [cited by applicant]
Chinese Office Action dated Mar. 29, 2025, in Chinese Patent Application No. 202180040962.8. [cited by applicant]