IP Library Granted Patent US 12,322,665
Granted Patent B2
US 12,322,665 · App. 17/661,729 · Granted Jun 3, 2025

Integrated circuit

Inventors: Denizhan Karaca (Nijmegen, NL); Gijs Jan de Raad (Bemmel, NL); Marcus van der Vossen (Enschede, NL); Eric Thomas (Troarn, FR)
Assignee: NXP B.V.
H01L22/34H01L22/32H01L23/60H01L23/66H03K17/08122H01L2223/6672H01L2223/6677
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,322,665
App. No.
17/661,729
Granted
Jun 3, 2025
Kind
B2
Abstract

An integrated circuit, IC, comprising one or more DC blocking modules connected to a respective input/output, IO, pin of the IC, each DC blocking module comprising: a capacitor having a first terminal connected to the respective IO pin and a second terminal connected to a node of the circuitry of the IC; and an electrostatic discharge, ESD, protection circuit connected in parallel to the capacitor, the ESD protection circuit comprising: a conduction path connected between the first terminal of the capacitor and the second terminal of the capacitor; and a control terminal configured to receive a control signal to switch the ESD protection circuit between: an operational mode in which the conduction path is in a non-conducting state and provides ESD protection to the capacitor; and a test mode in which the conduction path is in a conducting state and short circuits the capacitor.

Claims (27)

1. An integrated circuit (IC) comprising one or more DC blocking modules connected to a respective input/output (IO) pin of the IC, each DC blocking module comprising:

a capacitor having a first terminal connected to the respective IO pin and a second terminal connected to a node of circuitry of the IC; and

an electrostatic discharge (ESD) protection circuit connected in parallel to the capacitor, the ESD protection circuit comprising:

a conduction path connected between the first terminal of the capacitor and the second terminal of the capacitor; and

a control terminal configured to receive a control signal to switch the ESD protection circuit between:

an operational mode in which the conduction path is in a non-conducting state and provides ESD protection to the capacitor; and

a test mode in which the conduction path is in a conducting state and short circuits the capacitor.

2. The IC of claim 1 , wherein the ESD protection circuit of each DC blocking module comprises a transistor, wherein:

a conduction channel of the transistor forms the conduction path of the ESD protection circuit; and

a control terminal of the transistor forms the control terminal of the ESD protection circuit.

3. The IC of claim 2 , wherein the transistor is a field effect transistor (FET).

4. The IC of claim 1 , wherein the ESD protection circuit of one or more DC blocking modules comprises a plurality of transistors, wherein:

conduction channels of the transistors are connected in series to form the conduction path of the ESD protection circuit; and

control terminals of the transistors are connected together to form the control terminal of the ESD protection circuit.

5. The IC of claim 4 , wherein the plurality of transistors comprises a plurality of FETs.

6. The IC of claim 1 , wherein the control terminal of the ESD protection circuit of each DC blocking module is configured to receive the control signal to switch the ESD protection circuit from the operational mode to the test mode.

7. The IC of claim 1 , wherein the ESD protection circuit of each DC blocking module is configured to operate in the operational mode in the absence of a control signal.

8. The IC of claim 1 , wherein the IC is a radio frequency IC (RFIC).

9. The IC of claim 1 , further comprising a control circuit, the control circuit configured to provide the control signal to the control terminal of the ESD protection circuit of each DC blocking module.

10. The IC of claim 9 , wherein the control circuit comprises one or more test pads, wherein the one or more test pads are accessible to an automated test machine prior to packaging of the IC.

11. The IC of claim 10 , wherein the control circuit is configured to provide the control signal to the control terminal of the ESD protection circuit of one or more DC blocking modules in response to receiving a test enable signal at one or more test pads.

12. An IC package comprising:

the IC of claim 10 ; and

a package housing the IC,

wherein the package prevents access to the one or more test pads.

13. A switch circuit for a radio frequency front end (RFFE) module, comprising the IC of claim 1 .

14. A RFFE module comprising the IC of claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2022
From: KARACA, DENIZHAN; DE RAAD, GIJS JAN; VAN DER VOSSEN, MARCUS; THOMAS, ERIC
To: NXP B.V.
Reel/Frame 059786/0215 →
Priority Claims (1)
EP 21305592 · May 7, 2021 · regional
Continuity (1)
Related Publication 20220359318A1 · Nov 10, 2022
References Cited (28)
US 4653084A · Ahuja · 1987 [cited by examiner]
US 7649722B2 · Thijs · 2010 [cited by examiner]
US 8000068B2 · Brown, Jr. · 2011 [cited by examiner]
US 8773038B2 · Logiudice · 2014 [cited by examiner]
US 8982520B2 · Predtetchenski · 2015 [cited by examiner]
US 9064704B2 · Takatani et al. · 2015 [cited by applicant]
US 9408266B2 · Logiudice · 2016 [cited by examiner]
US 9685949B2 · Yamamoto · 2017 [cited by examiner]
US 9907151B2 · Ichikawa · 2018 [cited by examiner]
US 10354994B2 · Robbins · 2019 [cited by examiner]
US 10420196B2 · Ichikawa · 2019 [cited by examiner]
US 12021076B2 · de Raad · 2024 [cited by examiner]
US 20070058308A1 · Thijs · 2007 [cited by examiner]
US 20100073837A1 · Predtetchenski · 2010 [cited by examiner]
US 20100103571A1 · Brown, Jr. · 2010 [cited by examiner]
US 20110176245A1 · Worley et al. · 2011 [cited by applicant]
US 20130049599A1 · Logiudice · 2013 [cited by examiner]
US 20140292201A1 · Logiudice · 2014 [cited by examiner]
US 20160081171A1 · Ichikawa · 2016 [cited by examiner]
US 20170310103A1 · Gao et al. · 2017 [cited by applicant]
US 20180160515A1 · Ichikawa · 2018 [cited by examiner]
US 20220359318A1 · Karaca · 2022 [cited by examiner]
US 20230115302A1 · de Raad · 2023 [cited by examiner]
Chen, Yuh-Yue et al; “ESD Considerations for SOI Switch Design”; IEEE Int'l SOI Conference; 2 pages (2011). [cited by applicant]
Hill, Cameron et al; “RF Watt-Level Low-Insertion-Loss High Bandwidth SOI CMOS Switches”; IEEE Trans. On Microwave Theory and Techniques vol. 66, No. 12; 13 pages (Dec. 2018). [cited by applicant]
Hyvonen, S. et al; “Comprehensive ESD Protection for RF Inputs”; Microelectronics Reliability: An Internat; Journal and World Abstracting Services, Elsevier Science LTD, GB; vol. 45, No. 2; 10 pages (Feb. 1, 2005). [cited by applicant]
Vinson, James E. et al; “ESD Design and Analysis Handbook”; Springer Science & Business Media—pp. 128-129; 207 pages (Dec. 6, 2012). [cited by applicant]
Joseph, Alvin et al; “Power Handling Capability of an SOI RF Switch”; IEEE Radio Frequency Integrated Circuits Symposium (RFIC); 4 pages (2013). [cited by applicant]