IP Library › Granted Patent US 12,333,387
Granted Patent B2
US 12,333,387 · App. 18/174,616 · Granted Jun 17, 2025

Logical qubit encoding surface

Inventors: Nicolas Guillaume Delfosse (Bellevue, WA); Michael Edward Beverland (Seattle, WA); Jeongwan Haah (Bellevue, WA); Rui Chao (Los Angeles, CA)
Assignee: Microsoft Technology Licensing, LLC
G06N10/70G06N10/20H03M13/611H03M13/6575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,333,387
App. No.
18/174,616
Granted
Jun 17, 2025
Kind
B2
Abstract

A quantum computing device is provided, including a logical qubit encoding surface including a plurality of plaquettes. Each plaquette of the plurality of plaquettes may include a plurality of measurement-based qubits. The plurality of measurement-based qubits may include four data qubits and a first ancilla qubit. The first ancilla qubit may be electrically connected to the four data qubits and a second ancilla qubit included in the logical qubit encoding surface.

Claims (53)

1. A quantum computing device comprising:

a logical qubit encoding surface including a plurality of plaquettes, wherein:

each plaquette of the plurality of plaquettes includes a plurality of measurement-based qubits;

the plurality of measurement-based qubits includes four data qubits, a first ancilla qubit, and a second ancilla qubit; and

the first ancilla qubit is electrically connected, via separate corresponding electrical connections, to the four data qubits and the second ancilla qubit.

2. The quantum computing device of claim 1 , wherein the four data qubits of the plaquette are arranged in a square.

3. The quantum computing device of claim 2 , wherein the first ancilla qubit is located within the square.

4. The quantum computing device of claim 2 , wherein the respective data qubits included in the plurality of plaquettes are arranged in a rectangular grid.

5. The quantum computing device of claim 1 , wherein the second ancilla qubit is not directly electrically connected to the four data qubits.

6. The quantum computing device of claim 1 , wherein the electrical connection between the first ancilla qubit and the second ancilla qubit connects the first ancilla qubit to the second ancilla qubit via a third ancilla qubit.

7. The quantum computing device of claim 6 , wherein the third ancilla qubit is not directly electrically connected to the four data qubits.

8. The quantum computing device of claim 1 , further comprising:

a measurement device configured to:

perform a measurement of a logical qubit encoded by the logical qubit encoding surface; and

measure a respective stabilizer operator of each plaquette included in the logical qubit encoding surface; and

a classical computing device configured to identify an error in the measurement of the logical qubit based on respective measurement results of the stabilizer operators.

9. The quantum computing device of claim 8 , wherein each stabilizer operator is a product of four Pauli X operators or four Pauli Z operators of the four respective data qubits included in the plaquette.

10. The quantum computing device of claim 9 , wherein:

the measurement device is configured to measure the product of the four Pauli X operators for each of a first set of plaquettes and the product of the four Pauli Z operators for each of a second set of plaquettes; and

the plurality of plaquettes are arranged in a rectangular grid including a first plurality of respective grid positions of the first set of plaquettes that alternate with a second plurality of respective grid positions of the second set of plaquettes.

11. The quantum computing device of claim 8 , wherein, for each plaquette, the measurement device is configured to measure the respective stabilizer operator of the plaquette at least in part by:

preparing the second ancilla qubit to have a |+) state;

applying one or more respective controlled not (CNOT) gates to the plaquette, wherein for each CNOT gate, a data qubit of the four data qubits is a target qubit; and

performing a second ancilla measurement at the second ancilla qubit subsequently to applying the one or more CNOT gates.

12. The quantum computing device of claim 11 , wherein the second ancilla measurement is a measurement of a Pauli X operator or a Pauli Z operator.

13. The quantum computing device of claim 11 , wherein applying each CNOT gate includes:

performing a plurality of first ancilla measurements of at least the first ancilla qubit, wherein each first ancilla measurement is a one-qubit measurement or a two-qubit measurement; and

for each first ancilla measurement, subsequently to that first ancilla measurement, performing a Pauli update on at least the first ancilla qubit.

14. A method for use with a quantum computing device, the method comprising:

at a measurement device:

performing a measurement of a logical qubit encoded by a logical qubit encoding surface including a plurality of plaquettes, wherein:

each plaquette of the plurality of plaquettes includes a plurality of measurement-based qubits;

the plurality of measurement-based qubits includes four data qubits, a first ancilla qubit, and a second ancilla qubit;

the first ancilla qubit is electrically connected, via separate corresponding electrical connections, to the four data qubits and the second ancilla qubit; and

measuring a respective stabilizer operator of each plaquette included in the logical qubit encoding surface; and

at a classical computing device, identifying an error in the measurement of the logical qubit based on respective measurement results of the stabilizer operators.

15. The method of claim 14 , wherein measuring the stabilizer operator includes:

preparing the second ancilla qubit to have a |+) state;

applying one or more respective controlled not (CNOT) gates to the plaquette, wherein for each CNOT gate, a data qubit of the four data qubits is a target qubit; and

performing a second ancilla measurement at the second ancilla qubit subsequently to applying the one or more CNOT gates.

16. The method of claim 15 , wherein the second ancilla measurement is a measurement of a Pauli X operator or a Pauli Z operator.

17. The method of claim 15 , wherein applying each CNOT gate includes:

performing a plurality of first ancilla measurements of at least the first ancilla qubit, wherein each first ancilla measurement is a one-qubit measurement or a two-qubit measurement; and

for each first ancilla measurement, subsequently to that first ancilla measurement, performing a Pauli update on at least the first ancilla qubit.

18. The method of claim 14 , wherein the stabilizer operator includes a product of four Pauli X operators or four Pauli Z operators.

19. A method for use with a quantum computing device, the method comprising:

performing a surface code error correction at a logical qubit encoding surface, wherein:

the logical qubit encoding surface includes a plurality of plaquettes that each include a plurality of measurement-based physical qubits;

the plurality of measurement-based physical qubits included in each plaquette include four data qubits, a first ancilla qubit, and a second ancilla qubit;

the first ancilla qubit is electrically connected, via separate corresponding electrical connections, to the four data qubits and the second ancilla qubit;

performing the surface code error correction includes implementing one or more two-qubit logic gates; and

implementing each two-qubit logic gate includes performing a plurality of measurements, wherein each measurement is a one-qubit measurement or a two-qubit measurement.

20. The method of claim 19 , wherein the electrical connection between the first ancilla qubit and the second ancilla qubit connects the first ancilla qubit to the second ancilla qubit via a third ancilla qubit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2023
From: DELFOSSE, NICOLAS GUILLAUME; BEVERLAND, MICHAEL EDWARD; HAAH, JEONGWAN; CHAO, RUI
To: MICROSOFT TECHNOLOGY LICENSING, LLC
Reel/Frame 062803/0690 →
Continuity (2)
Continuation 16657922 · Oct 18, 2019
Related Publication 20240370752A1 · Nov 7, 2024
References Cited (5)
US 11599817B2 · Delfosse · 2023 [cited by examiner]
US 20190044543A1 · Chamberland · 2019 [cited by applicant]
CN 109196529A · 2019 [cited by applicant]
Cai, et al., “A Silicon Surface Code Architecture Resilient Against Leakage Errors” arXiv: 1904.10378v1, Apr. 23, 2019, pp. 1-19. [cited by applicant]
First Office Action Received for Chinese Application No. 202080072654.9, mailed on Dec. 31, 2024, 18 Pages (English Translation Provided). [cited by applicant]