IP Library › Granted Patent US 12,352,802
Granted Patent B2
US 12,352,802 · App. 17/457,221 · Granted Jul 8, 2025

Circuits and techniques for predicting end of life based on in situ monitors and limit values defined for the in situ monitors

Inventors: Georg Georgakos (Erding, DE); Bernhard Gstoettenbauer (Engerwitzdorf, AT); Dirk Hammerschmidt (Villach, AT); Veit Kleeberger (Munich, DE); Ludwig Rossmeier (Dorfen, DE); Rafael Zalman (Markt Schwaben, DE); Thomas Zettler (Hoehenkirchen-Siegertsbrunn, DE)
Assignee: Infineon Technologies AG
G01R31/2642G01R31/27
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,352,802
App. No.
17/457,221
Granted
Jul 8, 2025
Kind
B2
Abstract

In some examples, a circuit comprises a function unit configured to perform a circuit function, and one or more in situ monitors configured to measure internal data associated with the circuit. The circuit may further comprise a memory configured to store one or more limit values associated with the one or more in situ monitors, and a lifetime model unit configured to determine whether the circuit has reached an end-of-life threshold based on the measured internal data from the one or more in situ monitors and the limit values.

Claims (62)

1. A circuit configured to be used within a system, the circuit comprising:

a functional circuit that is configured to perform a circuit function;

one or more in situ monitors configured to measure internal data associated with the functional circuit, wherein the internal data measured by the one or more in situ monitors includes one or more of leakage current, a time of data arrival compared to a clock, failure counts, counts of error correction codes, delay drift, or frequency drift;

a memory configured to store one or more limit values associated with the one or more in situ monitors; and

a lifetime model unit implemented in circuitry and configured to determine whether the functional circuit has reached an end-of-life threshold based on the measured internal data from the one or more in situ monitors and the limit values, wherein the lifetime model unit includes a compare unit implemented in the circuitry and configured to compare the measured internal data to the one or more limit values, wherein the lifetime model unit is configured to determine whether the functional circuit has reached the end-of-life threshold based on the compare unit comparing the measured internal data to the one or more limit values stored in the memory, and wherein the lifetime model unit includes a message provider implemented in the circuitry and configured to output a system-level alert to another circuit of the system to cause replacement of the circuit within the system, in response to the lifetime model unit determining that the functional circuit has reached the end-of-life threshold, wherein the lifetime model unit is further configured to disable at least a portion of the circuit in response to identifying that the circuit has reached the end-of-life threshold.

2. The circuit of claim 1 , wherein the one or more in situ monitors are configured to measure the internal data under pre-defined operating conditions of the circuit.

3. The circuit of claim 2 , wherein the one or more in situ monitors are configured to measure the internal data during a start-up process associated with the circuit.

4. The circuit of claim 2 , wherein the one or more in situ monitors are configured to measure the internal data during a power-down process associated with the circuit.

5. The circuit of claim 2 , wherein the one or more in situ monitors are configured to measure the internal data during a periodic end-of-life check process for the circuit.

6. The circuit of claim 1 , wherein the limit values are defined based on an accelerated stress test that is performed on a subset of circuits during a manufacturing process of a set of circuits, wherein the subset is a representative portion of the set.

7. The circuit of claim 6 , wherein the accelerated stress test comprises an extended high temperature operating life (eHTOL) test.

8. The circuit of claim 1 , further comprising a data transfer unit configured to receive updates to the limit values, wherein the updates are based on other data associated with one or more other circuits that have failed during operation.

9. The circuit of claim 8 , further comprising an age tracker configured to track an age associated with the circuit,

wherein the data transfer unit is configured to communicate an age associated with the circuit and a status indication to an external computer in response to the circuit experiencing a fault.

10. The circuit of claim 1 , further comprising a data transfer unit configured to communicate the measured internal data from the one or more in situ monitors to an external computer in response to the lifetime model unit determining that the circuit has reached the end-of-life threshold.

11. The circuit of claim 1 , wherein functional circuit comprises one or more circuit units selected from a group consisting of:

a driver circuit;

a logic circuit;

a motor driver;

a driver circuit for driving a load;

an oscillator circuit;

a level shifter circuit;

a phase shift circuit;

a phase locked loop circuit;

an analog-to-digital converter circuit;

a digital-to-analog converter circuit;

an arithmetic logic unit (ALU);

a processor;

a microcontroller;

a digital signal processor (DSP);

a communication interface circuit;

a digital logic circuit;

a state machine;

a signal processing circuit;

a control circuit;

an analog circuit;

a memory circuit; or

a sensor.

12. A method of operating a circuit within a system, the method comprising:

storing one or more limit values in a memory associated with the circuit;

performing a circuit function via the circuit;

measuring internal data of the circuit via one or more in situ monitors, wherein the one or more limit values are defined for the one or more in situ monitors, and wherein the internal data measured by the one or more in situ monitors includes one or more of leakage current, a time of data arrival compared to a clock, failure counts, counts of error correction codes, delay drift, or frequency drift;

determining whether the circuit has reached an end-of-life threshold based on the measured internal data from the one or more in situ monitors and the limit values stored in the memory, wherein determining whether the circuit has reached an end-of-life threshold includes comparing the measured internal data to the one or more limit values;

outputting a system-level alert to another circuit of the system to cause replacement of the circuit within the system, in response to determining that the circuit has reached the end-of-life threshold; and

disabling at least a portion of the circuit in response to identifying that the circuit has reached the end-of-life threshold.

13. The method of claim 12 , wherein the limit values are defined based on an accelerated stress test that is performed on a subset of circuits during a manufacturing process of a set of circuits, wherein the subset is a representative portion of the set.

14. The method of claim 12 , further comprising:

receiving updates to the limit values from an external computer, wherein the updates are based on other data associated with one or more other circuits that have failed during operation.

15. The method of claim 12 , further comprising:

communicating an age associated with the circuit and a status indication to the external computer in response to the circuit experiencing a fault.

16. The method of claim 12 , further comprising:

communicating the measured internal data from the one or more in situ monitors to an external computer in response to determining that the circuit has reached the end-of-life threshold.

17. The method of claim 12 , wherein measuring the internal data via the one or more in situ monitors comprises:

measuring the internal data under pre-defined operating conditions;

measuring the internal data during a start-up process;

measuring the internal data during a power-down process; or

measuring the internal data during a periodic end-of-life check process.

18. A circuit comprising:

a function unit configured to perform a circuit function;

one or more in situ monitors configured to measure internal data associated with the circuit, wherein the internal data measured by the one or more in situ monitors includes one or more of leakage current, a time of data arrival compared to a clock, failure counts, counts of error correction codes, delay drift, or frequency drift;

a memory configured to store one or more limit values associated with the one or more in situ monitors; and

a lifetime model unit configured to determine whether the circuit has reached an end-of-life threshold based on the measured internal data from the one or more in situ monitors and the limit values, wherein the lifetime model unit is configured to disable at least a portion of the circuit in response to identifying that the circuit has reached the end-of-life threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2021
From: GEORGAKOS, GEORG; GSTOETTENBAUER, BERNHARD; HAMMERSCHMIDT, DIRK; KLEEBERGER, VEIT; ROSSMEIER, LUDWIG; ZALMAN, RAFAEL; ZETTLER, THOMAS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 058261/0654 →
Continuity (1)
Related Publication 20230168295A1 · Jun 1, 2023
References Cited (23)
US 9465373B2 · Allen-Ware et al. · 2016 [cited by applicant]
US 10250029B2 · Carletti et al. · 2019 [cited by applicant]
US 10699041B2 · Hammerschmidt · 2020 [cited by applicant]
US 20080116455A1 · Jain · 2008 [cited by examiner]
US 20110006919A1 · Lundberg · 2011 [cited by examiner]
US 20140068298A1 · Simeral · 2014 [cited by applicant]
US 20140312873A1 · Raja et al. · 2014 [cited by applicant]
US 20160249915A1 · Beckman · 2016 [cited by examiner]
US 20170160338A1 · Connor · 2017 [cited by examiner]
US 20170255732A1 · Milor · 2017 [cited by examiner]
US 20170277455A1 · Sunada · 2017 [cited by examiner]
“Einfluss von Alterungseffekten auf die Robustheit digitaler Schaltungen”, Retrieved from https://www.edacentrum.de/robust/de/content/zue/04_zue12-robust-tutorial-TUM.pdf, Retrieved on Sep. 15, 2021, 40 pp. [cited by applicant]
Automotive Electronics Council, “Failure Mechanism Based Stress Test Qualification for Integrated Circuits”, Automotive Electronics Council, Sep. 11, 2014, 48 pp. [cited by applicant]
IEC, “Reliability data handbook—Universal model for reliability prediction of electronics components, PCBs and equipment”, International Electrotechnical Commission, First edition, Received on Sep. 15, 2021, 96 pp. [cited by applicant]
Jenkins et al., “On-chip circuit to monitor long-term NBTI and PBTI degradation,” Microelectronics Reliability, ELSEVIER, accepted Jul. 10, 2013, 5 pp. [cited by applicant]
Ritter et al., “Aging sensors for on-chip metallization of integrated LDMOS transistors under cyclic thermo-mechanical stress,” Microelectronics Reliability, ELSEVIER, accepted Jun. 6, 2017, 5 pp. [cited by applicant]
Ritter et al., “Resistance change in on-chip aluminum interconnects under cyclic thermo-mechanical stress,” Microelectronics Reliability, ELSEVIER, Jun. 7, 2019, 5 pp. [cited by applicant]
U.S. Appl. No. 16/915,794, filed Jun. 29, 2021, naming inventors De Gasperi et al. [cited by applicant]
U.S. Appl. No. 17/457,166, filed Dec. 1, 2021, naming inventors Gstoettenbauer et al. [cited by applicant]
U.S. Appl. No. 17/457,183, filed Dec. 1, 2021, naming inventors Zettler et al. [cited by applicant]
U.S. Appl. No. 17/457,198, filed Dec. 1, 2021, naming inventors Rossmeier et al. [cited by applicant]
U.S. Appl. No. 17/457,207, filed Dec. 1, 2021, naming inventors Hammerschmidt et al. [cited by applicant]
U.S. Appl. No. 17/457,216, filed Dec. 1, 2021, naming inventors Kleeberger et al. [cited by applicant]