IP Library Granted Patent US 12,354,942
Granted Patent B2
US 12,354,942 · App. 17/678,197 · Granted Jul 8, 2025

3D package configuration

Inventors: Tung-Po Sung (Taoyuan, TW); Chang-Cheng Lo (Taoyuan, TW)
Assignee: CCS Technology Corporation
H01L23/4985H01L23/5386H01L24/16H01L25/0655H01L25/0657H05K1/028H05K1/189H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,354,942
App. No.
17/678,197
Granted
Jul 8, 2025
Kind
B2
Abstract

A novel 3D package configuration is provided by stacking a folded flexible circuit board structure on a package substrate and electrically connected therewith based on the foldable characteristics of the flexible circuit board, and the high temperature resistance of the flexible circuit board which is suitable for insulating layer process, metal layer process, photolithography process, etching and development process, to make conventional semiconductor dies of various functions be bonded on one die and/or two side of a flexible circuit board and electrically connected therewith in advance.

Claims (25)

1. A 3D package configuration, comprising:

a package substrate; and

a folded flexible circuit board structure vertically stacked on the package substrate and electrically connected therewith, comprising:

a folded flexible circuit board formed by folding a strip-shaped flexible circuit board including a strip-shaped first flexible circuit board joined with a strip-shaped second flexible circuit board, wherein the strip-shaped first flexible circuit board comprises a first surface with a first die bonding zone and at least one second die bonding zone formed thereon and a second surface opposite to each other, and the strip-shaped second flexible circuit board comprises a third surface with at least one third die bonding zone formed thereon and a fourth surface opposite to each other, and a plurality of package substrate bonding pads corresponding to the first die bonding zone and electrically connected therewith are formed on the third surface of the second flexible circuit board;

at least one first semiconductor die bonded to the first die bonding zone and electrically connected to the first flexible circuit board;

at least one second semiconductor die bonded to the at least one second die bonding zone and electrically connected to the first flexible circuit board; and

at least one third semiconductor die bonded to the at least one third die bonding zone and electrically connected to the second flexible circuit board;

wherein, the at least one third semiconductor die and the at least one second semiconductor die are alternatively vertically stacked above the at least one first semiconductor die, and the folded flexible circuit board structure is electrically connected with the package substrate through the package substrate bonding pads.

2. The 3D package configuration as claimed in claim 1 , comprising a plurality of second semiconductor dies spaced with each other, and a plurality of second die bonding zones formed on the strip-shaped first surface of the first flexible circuit board, wherein each of the second semiconductor dies is bonded to each of the second die bonding zone and electrically connected to the strip-shaped first flexible circuit board through a second bonding pad in each of the second die bonding zone.

3. The 3D package configuration as claimed in claim 1 , comprising a plurality of third semiconductor dies spaced with each other, and a plurality of third die bonding zones formed on the third surface of the strip-shaped second flexible circuit board, wherein each of the third semiconductor dies is bonded to one of the third die bonding zones and electrically connected to the strip-shaped second flexible circuit board through a third bonding pad in each of the third bonding zones.

4. The 3D package configuration as claimed in claim 1 , wherein the strip-shaped first flexible circuit board comprises a plurality of first bonding pads and a plurality of second bonding pads respectively formed on the second surface corresponding to the first die bonding zone and the at least one second die bonding zone, and the strip-shaped second flexible circuit board comprises a plurality of third bonding pads formed on the fourth surface corresponding to the at least one third die bonding zone, and the strip-shaped first flexible circuit is joined with the strip-shaped second flexible circuit board by the first bonding pads and the second pads formed on the second surface of the strip-shaped first flexible circuit and the third bonding pads formed on the fourth surface of the strip-shaped second flexible circuit board.

5. The 3D package configuration as claimed in claim 1 , wherein the strip-shaped first flexible circuit board comprises:

a strip-shaped first flexible insulating substrate;

a first circuit formed on a surface of the strip-shaped first flexible insulating substrate; and

a strip-shaped first insulating layer overlaying the first circuit;

wherein, the first die bonding zone comprises a plurality of first bonding pads electrically connected to the first circuit to make the at least one first semiconductor die electrically connected to the first circuit through the first bonding pads, and the at least one second die bonding zone comprises a plurality of second die bonding pads electrically connected to the first circuit to make the at least one second semiconductor die electrically connected to the first circuit through the second die bonding pads.

6. The 3D package configuration as claimed in claim 5 , wherein the material of the strip-shaped first flexible insulating substrate is selected from one of the group consisting of Polyester resin, Polyimide (PI), Modified Polyimide (MPI), Covalent Organic Framework (COF), Liquid Photo-Imageable (LPI), Liquid Crystal Polymer (LCP), Polytetrafluoroethylene (PTFE) and flexible epoxy bonded fiber-glass board, or combinations thereof.

7. The 3D package configuration as claimed in claim 5 , wherein the material of the first circuit is selected from one of the group consisting of copper, copper alloy, tinned copper, tin alloy, aluminum, aluminum alloys, gold and silver, or combinations thereof.

8. The 3D package configuration as claimed in claim 1 , wherein the strip-shaped second flexible circuit board comprises:

a strip-shaped second flexible insulating substrate;

a second circuit formed on a surface of the strip-shaped second flexible insulating substrate; and

a strip-shaped second insulating layer overlaying the second circuit;

wherein, the at least one third die bonding zone is arranged to interlace with the first die bonding zone and the least one second die bonding zone, and the at least one third die bonding zone comprises a plurality of third bonding pads electrically connected to the second circuit to make the at least one third semiconductor die electrically connected to the second circuit through the third bonding pads.

9. The 3D package configuration as claimed in claim 8 , wherein the material of the strip-shaped second flexible insulating substrate is selected from one of the group consisting of Polyester resin, Polyimide (PI), Modified Polyimide (MPI), Covalent Organic Framework (COF), Liquid Photo-Imageable (LPI), Liquid Crystal Polymer (LCP), Polytetrafluoroethylene (PTFE) and flexible epoxy bonded fiber-glass board, or combinations thereof.

10. The 3D package configuration as claimed in claim 8 , wherein the material of the second circuit is selected from one of the group consisting of copper, copper alloy, tinned copper, tin alloy, aluminum, aluminum alloys, gold and silver, or combinations thereof.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2022
From: SUNG, TUNG-PO; LO, CHANG-CHENG
To: CCS TECHNOLOGY CORPORATION
Reel/Frame 059073/0853 →
Priority Claims (1)
TW 109145694 · Dec 23, 2020 · national
Continuity (2)
Continuation In Part 17158080 · Jan 26, 2021
Related Publication 20220199498A1 · Jun 23, 2022
References Cited (8)
US 5448511A · Paurus · 1995 [cited by examiner]
US 5776797A · Nicewarner, Jr. · 1998 [cited by examiner]
US 6699730B2 · Kim · 2004 [cited by examiner]
US 7875974B2 · Gokan · 2011 [cited by examiner]
US 11218583B2 · Lee · 2022 [cited by examiner]
US 11749612B2 · Yu · 2023 [cited by examiner]
US 20010006252A1 · Kim · 2001 [cited by examiner]
US 20060286717A1 · Solberg · 2006 [cited by examiner]