IP Library Granted Patent US 12,354,973
Granted Patent B2
US 12,354,973 · App. 17/730,527 · Granted Jul 8, 2025

Stress and overlay management for semiconductor processing

Inventors: Pradeep K. Subrahmanyan (Cupertino, CA); Sean S. Kang (San Ramon, CA); Sony Varghese (Manchester, MA)
Assignee: Applied Materials, Inc.
H01L23/562G03F7/70633G03F7/7065H01L22/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,354,973
App. No.
17/730,527
Granted
Jul 8, 2025
Kind
B2
Abstract

Provided are methods of reducing the stress of a semiconductor wafer. A wafer map of a free-standing wafer is created using metrology tools. The wafer map is then converted into a power spectral density (PSD) using a spatial frequency scale. The fundamental component of bow is then compensated with a uniform film, e.g., silicon nitride (SiN), deposited on the back side of the wafer.

Claims (16)

1. A method of reducing wafer distortion, the method comprising:

creating a wafer map of a wafer having at least one field formed on a front side, the at least one field comprising a film, and using a spatial frequency scale to convert the wafer map into a power spectral density (PSD);

depositing a blanket film on a back side of the wafer to reduce wafer distortion to a first distortion; and

using the PSD to perform a field-level film modification of the blanket film on the back side of the wafer to reduce the wafer distortion to a second distortion less than the first distortion.

2. The method of claim 1 , wherein the blanket film has a thickness in a range of from 10 nm to 200 nm.

3. The method of claim 1 , wherein depositing the blanket film comprises physical vapor deposition of a material.

4. The method of claim 3 , wherein the material comprises silicon nitride (SiN).

5. The method of claim 1 , wherein the first distortion is paraboloid in shape.

6. The method of claim 1 , wherein the blanket film is under compressive stress.

7. The method of claim 1 , wherein the blanket film is under tensile stress.

8. The method of claim 1 , wherein the blanket film is deposited at a temperature in a range of from 100° C. to 500° C.

9. The method of claim 1 , wherein performing the field-level film modification comprises exposing the back side of the wafer to ions in a predetermined pattern, the predetermined pattern determined by filtering the power spectral density (PSD) with a strain transfer characteristic of the blanket film to provide a residual PSD.

10. The method of claim 1 , wherein performing the field-level film modification comprises exposing the back side of the wafer to photons in a predetermined pattern, the predetermined pattern determined by filtering the power spectral density (PSD) with a strain transfer characteristic of the blanket film to provide a residual PSD.

11. The method of claim 1 , wherein there are in the range of 100 to 400 fields on the front side of the wafer.

12. The method of claim 11 , wherein each of the fields is in the range of 10 mm to 30 mm wide.

13. The method of claim 11 , wherein each of the fields is in the range of 20 mm to 50 mm long.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2022
From: SUBRAHMANYAN, PRADEEP K.; KANG, SEAN S.; VARGHESE, SONY
To: APPLIED MATERIALS, INC.
Reel/Frame 059713/0499 →
Continuity (2)
Provisional Application 63180645 · Apr 27, 2021
Related Publication 20220344282A1 · Oct 27, 2022
References Cited (40)
US 6616767B2 · Zhao · 2003 [cited by examiner]
US 7298941B2 · Palen · 2007 [cited by examiner]
US 7679069B2 · Adel · 2010 [cited by examiner]
US 9847221B1 · McLaughlin et al. · 2017 [cited by applicant]
US 10020204B2 · Ranish · 2018 [cited by examiner]
US 10128197B2 · Ranish · 2018 [cited by examiner]
US 10410979B2 · Hua et al. · 2019 [cited by applicant]
US 10622233B2 · Hooge · 2020 [cited by examiner]
US 11094647B2 · Sheng · 2021 [cited by examiner]
US 11666950B2 · Lee · 2023 [cited by examiner]
US 20040041102A1 · Kamm · 2004 [cited by applicant]
US 20060239605A1 · Palen · 2006 [cited by examiner]
US 20110144943A1 · Veeraraghavan et al. · 2011 [cited by applicant]
US 20130089935A1 · Vukkadala et al. · 2013 [cited by applicant]
US 20160371423A1 · Vukkadala et al. · 2016 [cited by applicant]
US 20170133328A1 · Ranish · 2017 [cited by examiner]
US 20170162456A1 · Owen · 2017 [cited by applicant]
US 20170263466A1 · Ranish · 2017 [cited by examiner]
US 20180076385A1 · Fuji et al. · 2018 [cited by applicant]
US 20180090307A1 · Brunner et al. · 2018 [cited by applicant]
US 20180364579A1 · Tsai · 2018 [cited by examiner]
US 20190304784A1 · Pawashe · 2019 [cited by examiner]
US 20200098702A1 · Sheng · 2020 [cited by examiner]
US 20200118822A1 · Falk · 2020 [cited by examiner]
US 20220344282A1 · Subrahmanyan · 2022 [cited by examiner]
US 20230367941A1 · Subrahmanyan · 2023 [cited by examiner]
CN 108352298B · 2023 [cited by examiner]
CN 117223088A · 2023 [cited by examiner]
JP 2018041080A · 2018 [cited by applicant]
JP 2018536990A · 2018 [cited by applicant]
JP 2020021076A · 2020 [cited by applicant]
JP 7164289B2 · 2022 [cited by examiner]
KR 20180069920A · 2018 [cited by applicant]
WO 2020021076A1 · 2020 [cited by applicant]
WO 2020038642A1 · 2020 [cited by applicant]
WO 2020226855A1 · 2020 [cited by applicant]
WO WO2022232224A1 · 2022 [cited by examiner]
WO WO2023219982A1 · 2023 [cited by examiner]
PCT International Search Report and Written Opinion in PCT/US2022/026465 dated Aug. 26, 2022, 11 pages. [cited by applicant]
Brunner, et al., “Characterization of wafer geometry and overlay error on silicon wafers with nonuniform stress”, J. Micro/Nanolith. MEMS MOEMS, Oct.-Dec. 2013/vol. 12(4), 13 pages. [cited by applicant]