IP Library › Granted Patent US 12,356,545
Granted Patent B2
US 12,356,545 · App. 17/806,296 · Granted Jul 8, 2025

High durability solder terminals

Inventors: Yuji Yashiro (Kizugawa, JP); Toru Yamaji (Nagaokakyou, JP)
Assignee: SKYWORKS SOLUTIONS, INC.
H05K1/111H03H9/547
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,356,545
App. No.
17/806,296
Granted
Jul 8, 2025
Kind
B2
Abstract

An electronic device package includes a lower surface for conducting electronic signals, a first solder bond pad having a first size disposed on the lower surface, and a plurality of second solder bond pads having second sizes smaller than the first size disposed on the lower surface and surrounding the first solder bond pad.

Claims (28)

1. An electronic device package comprising:

a lower surface for conducting electronic signals;

a first solder bond pad disposed on the lower surface; and

a plurality of second solder bond pads disposed on the lower surface and surrounding the first solder bond pad, each of the plurality of second solder bond pads having at least one rounded corner and a squared corner, the plurality of second solder bond pads including four corner solder bond pads disposed proximate respective corners of the lower surface of the electronic device package, the four corner solder bond pads each having three rounded corners and one squared corner.

2. The electronic device package of claim 1 wherein a length of the first solder bond pad is greater than lengths of each of the plurality of second solder bond pads.

3. The electronic device package of claim 1 wherein the squared corner of each of the four corner solder bond pads is on a side of each of the four corner solder bond pads facing away from the first solder bond pad in a lengthwise direction and facing toward the first solder bond pad in a widthwise direction.

4. The electronic device package of claim 1 wherein the plurality of second solder bond pads includes four third solder bond pads, each of the four third solder bond pads disposed adjacent a respective one of the four corner solder bond pads in a lengthwise direction on the lower surface of the electronic device package.

5. The electronic device package of claim 4 wherein the four third solder bond pads each have three squared corners and one rounded corner.

6. The electronic device package of claim 5 wherein the rounded corner of each of the four third solder bond pads faces away from the first solder bond pad and toward the respective corner solder bond pad to which each respective third solder bond pad is disposed adjacent to.

7. The electronic device package of claim 6 further comprising fourth bond pads disposed between two of the third bond pads and having four squared corners.

8. The electronic device package of claim 1 wherein the first solder bond pad has four squared corners.

9. The electronic device package of claim 8 wherein the first solder bond pad is rectangular.

10. The electronic device package of claim 1 wherein the first solder bond pad is disposed centrally on the lower surface of the electronic device package.

11. The electronic device package of claim 1 wherein the first solder bond pad is a ground bond pad.

12. The electronic device package of claim 1 wherein the plurality of second solder bond pads are each smaller than the first solder bond pad.

13. An electronic device comprising:

a plurality of acoustic wave resonators disposed in an electronic device package, the electronic device package including:

a lower surface for conducting electronic signals;

a first solder bond pad disposed on the lower surface; and

a plurality of second solder bond pads disposed on the lower surface and surrounding the first solder bond pad, each of the plurality of second solder bond pads including at least one rounded corner and a squared corner, the plurality of second solder bond pads including four corner solder bond pads disposed proximate respective corners of the lower surface of the electronic device package, the four corner solder bond pads each having three rounded corners and one squared corner.

14. The electronic device of claim 13 wherein the plurality of second solder bond pads includes four third solder bond pads, each of the four third solder bond pads disposed adjacent a respective one of the four corner solder bond pads in a lengthwise direction on the lower surface of the electronic device package, the four third solder bond pads each having three squared corners and one rounded corner.

15. The electronic device package of claim 14 wherein the rounded corner of each of the four third solder bond pads faces away from the first solder bond pad and toward the respective corner solder bond pad to which each respective third solder bond pad is disposed adjacent to.

16. The electronic device package of claim 14 further comprising fourth solder bond pads disposed between two of the third solder bond pads and having four squared corners.

17. An electronic device package comprising:

a lower surface for conducting electronic signals;

a first solder bond pad disposed on the lower surface; and

a plurality of second solder bond pads disposed on the lower surface and surrounding the first solder bond pad, each of the plurality of second solder bond pads having at least three rounded corners, the plurality of second solder bond pads including four corner solder bond pads disposed proximate respective corners of the lower surface of the electronic device package, the four corner solder bond pads each having three rounded corners and one squared corner.

18. The electronic device package of claim 17 wherein the plurality of second solder bond pads are each smaller than the first solder bond pad.

Continuity (3)
Continuation 16686416 · Nov 18, 2019
Provisional Application 62769143 · Nov 19, 2018
Related Publication 20220304151A1 · Sep 22, 2022
References Cited (21)
US 5558271A · Rostoker et al. · 1996 [cited by applicant]
US 7045902B2 · Liu · 2006 [cited by applicant]
US 7298629B2 · Nakajima · 2007 [cited by examiner]
US 7696594B2 · Davis, Jr. · 2010 [cited by examiner]
US 8047421B2 · Sri-Jayantha · 2011 [cited by examiner]
US 9548280B2 · Sarihan et al. · 2017 [cited by applicant]
US 9666510B2 · Liu · 2017 [cited by examiner]
US 10192840B2 · Cai et al. · 2019 [cited by applicant]
US 10582615B2 · Noguchi · 2020 [cited by examiner]
US 10843284B2 · Edlinger · 2020 [cited by applicant]
US 11450635B2 · Hsu · 2022 [cited by examiner]
US 11470719B2 · Yashiro · 2022 [cited by examiner]
US 20020000895A1 · Takahashi et al. · 2002 [cited by applicant]
US 20050026647A1 · Li et al. · 2005 [cited by applicant]
US 20110181372A1 · Fujita · 2011 [cited by applicant]
US 20130015592A1 · Kelkar et al. · 2013 [cited by applicant]
US 20170012603A1 · Reisner et al. · 2017 [cited by applicant]
US 20180287588A1 · Takeshita · 2018 [cited by examiner]
US 20200163212A1 · Yashiro et al. · 2020 [cited by applicant]
JP S61177762A · 1986 [cited by applicant]
Search Report from corresponding GB Application No. 1916766.7 dated Jul. 30, 2020, In parent U.S. Appl. No. 16/686,416. [cited by applicant]