IP Library Granted Patent US 12,356,752
Granted Patent B2
US 12,356,752 · App. 17/758,087 · Granted Jul 8, 2025

Light-receiving device

Inventor: Kentaro Akiyama (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H10F39/809H01L23/544H10F39/026H10F39/811H01L2223/54426
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,356,752
App. No.
17/758,087
Granted
Jul 8, 2025
Kind
B2
Abstract

A light-receiving device includes: a first chip having a pixel region in which a sensor pixel is provided; a second chip including a processing circuit that performs signal processing on a sensor signal outputted from the sensor pixel, the second chip being stacked on the first chip; and a first alignment mark provided in the pixel region of the first chip to correspond to a second alignment mark provided in the second chip.

Claims (23)

1. A light-receiving device comprising:

a first chip having a pixel region in which a sensor pixel is provided;

a second chip including a processing circuit that performs signal processing on a sensor signal outputted from the sensor pixel, the second chip being stacked on the first chip; and

a first alignment mark provided in the pixel region of the first chip to correspond to a second alignment mark provided in the second chip.

2. The light-receiving device according to claim 1 , wherein the first alignment mark and the second alignment mark are respectively provided on bonding surface side of the first chip and the second chip.

3. The light-receiving device according to claim 2 , wherein a wiring line or a semiconductor element is provided in at least one of the first chip or the second chip on side opposite to the bonding surface side in a region superimposed on the first alignment mark or the second alignment mark.

4. The light-receiving device according to claim 1 , wherein wiring lines provided in the first chip or the second chip in a region superimposed on the first alignment mark or the second alignment mark are provided to extend in a same direction.

5. The light-receiving device according to claim 4 , wherein the wiring lines extending in the same direction are provided with a repetitive pitch smaller than a pixel size of the sensor pixel.

6. The light-receiving device according to claim 1 , wherein a planar shape of at least one of the first alignment mark or the second alignment mark is a rectangular shape.

7. The light-receiving device according to claim 6 , wherein at least one of the first alignment mark or the second alignment mark is configured by arranging a plurality of conductor layers extending in parallel in a same direction.

8. The light-receiving device according to claim 7 , wherein the conductor layers are arranged with a repetitive pitch smaller than a pixel size of the sensor pixel.

9. The light-receiving device according to claim 1 , wherein

wiring lines provided in a region superimposed on the first alignment mark or the second alignment mark are provided to extend in a first direction, and

the first alignment mark and the second alignment mark are provided by arranging a plurality of conductor layers extending in parallel in a second direction orthogonal to the first direction.

10. The light-receiving device according to claim 1 , wherein the first alignment mark and the second alignment mark are provided in a region where the first alignment mark and the second alignment mark are superimposed on each other in plan view of the pixel region.

11. The light-receiving device according to claim 1 , wherein the first alignment mark and the second alignment mark have planar shapes corresponding to each other.

12. The light-receiving device according to claim 1 , wherein a plane area of the second chip is smaller than a plane area of the first chip.

13. The light-receiving device according to claim 1 , wherein

the second chip has a rectangular shape, and

the second alignment mark is provided at least at each of diagonal corners of the rectangular shape.

14. The light-receiving device according to claim 1 , wherein

each of the first chip and the second chip is provided by stacking a multilayer wiring layer on a semiconductor substrate, and

the first chip and the second chip are stacked to cause the multilayer wiring layer of the first chip and the second chip to be opposed to each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2022
From: AKIYAMA, KENTARO
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 060601/0553 →
Priority Claims (1)
JP 2020-000191 · Jan 6, 2020 · national
Continuity (1)
Related Publication 20230048188A1 · Feb 16, 2023
References Cited (21)
US 20060197007A1 · Iwabuchi et al. · 2006 [cited by applicant]
US 20130009039A1 · Sato et al. · 2013 [cited by applicant]
US 20140077386A1 · Kuang · 2014 [cited by examiner]
US 20150348914A1 · Takazawa et al. · 2015 [cited by applicant]
US 20200258924A1 · Takachi et al. · 2020 [cited by applicant]
CN 1838423A · 2006 [cited by applicant]
CN 102867835A · 2013 [cited by applicant]
CN 104981907A · 2015 [cited by applicant]
CN 111247638A · 2020 [cited by applicant]
EP 2958146A1 · 2015 [cited by applicant]
JP 2007013089A · 2007 [cited by applicant]
JP 2013016676A · 2013 [cited by applicant]
JP 2014157885A · 2014 [cited by applicant]
JP 2017103347A · 2017 [cited by applicant]
KR 1020060096924A · 2006 [cited by applicant]
KR 1020200077522A · 2020 [cited by applicant]
TW 200701447A · 2007 [cited by applicant]
TW 201924035A · 2019 [cited by applicant]
WO 2014125969A1 · 2014 [cited by applicant]
WO 2019087764A1 · 2019 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2020/048438, issued on Mar. 30, 2021, 09 pages of ISRWO. [cited by applicant]