IP Library Granted Patent US 12,359,334
Granted Patent B2
US 12,359,334 · App. 18/620,603 · Granted Jul 15, 2025

Systems and methods for manufacturing electrical components using electrochemical deposition

Inventors: David Pain (Carlsbad, CA); Kareem Shaik (San Diego, CA); Charles Pateros (Carlsbad, CA)
Assignee: FABRIC8LABS, INC.
C25D7/123C25D5/02C25D5/48C25D17/08C25D17/12C25D21/12H05K3/188H05K3/4038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,359,334
App. No.
18/620,603
Granted
Jul 15, 2025
Kind
B2
Abstract

A method of making an electrical component includes transmitting electrical energy from a power source through one or more deposition anodes, through an electrolyte solution, and to an intralayer electrical-connection feature of a build plate, such that material is electrochemically deposited onto the intralayer electrical-connection feature and forms an interlayer electrical-connection feature. The method also includes securing a dielectric material so that the dielectric material contacts and electrically insulates the intralayer electrical-connection feature and contacts and at least partially electrically insulates the interlayer electrical-connection feature. The method additionally includes depositing a seed layer onto the dielectric material and the interlayer electrical-connection feature, electrochemically depositing material onto the seed layer, to form at least one second intralayer electrical-connection feature of the electrical component, and removing any one or more portions of the seed layer onto which no portion of the at least one second intralayer electrical-connection feature is formed.

Claims (47)

1. A system for making an electrical component, the system comprising:

a build plate, comprising an intralayer electrical-connection feature;

a deposition anode array, comprising a plurality of deposition anodes;

an electrodeposition cell, configured to hold an electrolyte solution;

a mounting system, configured to position the intralayer electrical-connection feature and the plurality of deposition anodes in direct contact with the electrolyte solution, such that a gap is established between the intralayer electrical-connection feature and the plurality of deposition anodes, when the electrolyte solution is held in the electrodeposition cell;

a power source, configured to create a voltage potential on the intralayer electrical-connection feature;

a positioning system, configured to control a distance between the intralayer electrical-connection feature and the plurality of deposition anodes;

a controller, configured to control a current field across at least some deposition anodes of the plurality of deposition anodes, when the electrodeposition cell holds the electrolyte solution, and when the intralayer electrical-connection feature and the plurality of deposition anodes are positioned in direct contact with the electrolyte solution, to selectively deposit electrically-conductive material onto the intralayer electrical-connection feature to form an interlayer electrical-connection feature of the electrical component;

a dielectric application station comprising a stopping plate and a dielectric source, wherein:

the controller is operable to move the build plate relative to the stopping plate so that a gap, in which the intralayer electrical-connection feature and the interlayer electrical-connection feature are located, is defined between the stopping plate and the build plate, wherein the controller controls a size of the gap such that a portion of the interlayer electrical-connection feature contacts the stopping plate; and

when the gap is defined between the stopping plate and the build plate, the controller is configured to control operation of the dielectric source so that a dielectric material supplied by the dielectric source flows into and fills at least a portion of the gap from the stopping plate to the build plate so that the dielectric material contacts and electrically insulates the intralayer electrical-connection feature, contacts and at least partially electrically insulates the interlayer electrical-connection feature, and is secured to the build plate;

a plating station configured to deposit a seed layer, made of an electrically conductive material, onto the dielectric material and the interlayer electrical-connection feature after the dielectric application station couples the dielectric material to the build plate, wherein the power source is further configured to create a voltage potential on the seed layer and, after the seed layer is formed, the controller is further configured to control a second current field across at least some deposition anodes of the plurality of deposition anodes, when the electrodeposition cell holds the electrolyte solution and when the seed layer and the plurality of deposition anodes are positioned in direct contact with the electrolyte solution, to selectively deposit electrically-conductive material onto the seed layer to form at least one second intralayer electrical-connection feature of the electrical component; and

an etching station configured to remove one or more portions of the seed layer, onto which the electrically-conductive material is not deposited.

2. The system of claim 1 , wherein:

the dielectric application station is configured to form a hole in the dielectric material; and

the electrically-conductive material is selectively deposited into the hole to form the intralayer electrical-connection feature.

3. The system of claim 1 , wherein:

the dielectric application station comprises a dielectric source configured to contain the dielectric material in a flowable state;

the dielectric application station is further configured to inject the dielectric material from the dielectric source into contact with the build plate, the intralayer electrical-connection feature, and the interlayer electrical-connection feature; and

the dielectric application station is further configured to solidify the dielectric material.

4. The system of claim 1 , wherein the dielectric application station is further configured to secure a second dielectric material to the dielectric material so that the second dielectric material contacts and at least partially electrically insulates the second intralayer electrical-connection feature.

5. The system of claim 4 , wherein the controller is further configured to control a current field across at least some deposition anodes of the plurality of deposition anodes, when the electrodeposition cell holds the electrolyte solution, and when the second intralayer electrical-connection feature and the plurality of deposition anodes are positioned in direct contact with the electrolyte solution, to selectively deposit electrically-conductive material onto the second intralayer electrical-connection feature to form at least one second interlayer electrical-connection feature of the electrical component.

6. The system of claim 1 , wherein the dielectric application station is configured to flow the dielectric material into contact with the build plate, the intralayer electrical-connection feature, and the interlayer electrical-connection feature.

7. The system of claim 6 , wherein the dielectric application station comprises devices that actively aid in solidifying the dielectric material after it has flowed into contact with the build plate, the intralayer electrical-connection feature, and the interlayer electrical-connection feature.

8. The system of claim 1 , wherein the dielectric application station is configured to attach a patterned dielectric substrate, comprising the dielectric material, to the build plate.

9. The system of claim 8 , wherein the patterned dielectric substrate comprises an opening and the interlayer electrical-connection feature is within the opening when the patterned dielectric substrate is attached to the build plate.

10. The system of claim 9 , wherein:

the controller is configured to control the current field so that the electrically-conductive material is selectively deposited onto the intralayer electrical-connection feature after the dielectric application station attaches the patterned dielectric substrate to the build plate; and

the opening is a mold that defines a shape of the electrically-conductive material selectively deposited onto the intralayer electrical-connection feature.

11. The system of claim 9 , wherein:

the controller is configured to control the current field so that the electrically-conductive material is selectively deposited onto the intralayer electrical-connection feature before the dielectric application station attaches the patterned dielectric substrate to the build plate; and

the opening is a receptacle that receives the intralayer electrical-connection feature as the dielectric application station attaches the patterned dielectric substrate to the build plate.

12. The system of claim 9 , wherein:

the interlayer electrical-connection feature is within only a first portion of the opening when the patterned dielectric substrate is attached to the build plate; and

the controller is further configured to control the current field so that additional electrically-conductive material is selectively deposited into a second portion of the opening and onto the interlayer electrical-connection feature within only the first portion of the opening.

13. The system of claim 1 , wherein:

the build plate comprises at least two intralayer electrical-connection features that are electrically isolated from each other;

the power source is configured to create the voltage potential on each one of the at least two intralayer electrical-connection features independently of each other; and

the controller is further configured to concurrently and separately control the current field across two or more deposition anodes of the plurality of deposition anodes, through the electrolyte solution, and to the at least two intralayer electrical-connection features such that the electrically-conductive material is separately deposited onto each one of the at least two intralayer electrical-connection features and forms at least two interlayer electrical-connection features of the electrical component.

14. The system of claim 1 , wherein the controller is further configured to control the current field across at least some deposition anodes of the plurality of deposition anodes, when the electrodeposition cell holds the electrolyte solution, and when the intralayer electrical-connection feature and the plurality of deposition anodes are positioned in direct contact with the electrolyte solution, to selectively deposit electrically-conductive material onto the intralayer electrical-connection feature in at least two spaced-apart locations to form at least two interlayer electrical-connection features of the electrical component that are spaced apart from each other about the intralayer electrical-connection feature.

15. The system of claim 1 , wherein:

the electrical component is a printed circuit board;

the intralayer electrical-connection feature is an electrical trace or an electrical contact pad of the printed circuit board; and

the interlayer electrical-connection feature is a via of the printed circuit board.

16. The system of claim 1 , further comprising a dielectric trimming station configured to shape the dielectric material after the dielectric material is secured to the build plate.

17. The system of claim 1 , wherein the build plate comprises a metallic substrate and the intralayer electrical-connection feature is coupled directly to the metallic substrate.

18. The system of claim 1 , wherein the plating station is configured to deposit the seed layer onto the dielectric material and the interlayer electrical-connection feature via sputtering.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2024
From: PAIN, DAVID; SHAIK, KAREEM; PATEROS, CHARLES
To: FABRIC8LABS, INC.
Reel/Frame 066940/0592 →
Continuity (3)
Continuation 17951958 · Sep 23, 2022
Provisional Application 63247337 · Sep 23, 2021
Related Publication 20240240347A1 · Jul 18, 2024
References Cited (57)
US 4575330A · Hull · 1986 [cited by applicant]
US 4678282A · Yaniv et al. · 1987 [cited by applicant]
US 5132820A · Someya et al. · 1992 [cited by applicant]
US 5403460A · Sala et al. · 1995 [cited by applicant]
US 5641391A · Hunter et al. · 1997 [cited by applicant]
US 5998805A · Shi et al. · 1999 [cited by applicant]
US 6036834A · Clerc · 2000 [cited by applicant]
US 7839831B2 · Vrcelj et al. · 2010 [cited by applicant]
US 8168540B1 · Reid et al. · 2012 [cited by applicant]
US 8681077B2 · Kimura · 2014 [cited by applicant]
US 9777385B2 · Wirth et al. · 2017 [cited by applicant]
US 10465307B2 · Pain et al. · 2019 [cited by applicant]
US 10724146B1 · Pain et al. · 2020 [cited by applicant]
US 10914000B1 · Pain et al. · 2021 [cited by applicant]
US 10947632B1 · Pain et al. · 2021 [cited by applicant]
US 11232956B2 · Pain et al. · 2022 [cited by applicant]
US 11313035B2 · Pain et al. · 2022 [cited by applicant]
US 11313036B2 · Pain et al. · 2022 [cited by applicant]
US 11401603B2 · Pain et al. · 2022 [cited by applicant]
US 20010014409A1 · Cohen · 2001 [cited by applicant]
US 20030006133A1 · Metzger · 2003 [cited by applicant]
US 20040129573A1 · Cohen · 2004 [cited by applicant]
US 20050045252A1 · Yamasaki et al. · 2005 [cited by applicant]
US 20050176238A1 · Cohen et al. · 2005 [cited by applicant]
US 20050183959A1 · Wilson et al. · 2005 [cited by applicant]
US 20050202660A1 · Cohen et al. · 2005 [cited by applicant]
US 20050223543A1 · Cohen et al. · 2005 [cited by applicant]
US 20060249391A1 · Jin · 2006 [cited by applicant]
US 20060283539A1 · Slafer · 2006 [cited by applicant]
US 20070068819A1 · Singh et al. · 2007 [cited by applicant]
US 20070089993A1 · Schwartz et al. · 2007 [cited by applicant]
US 20070221504A1 · Yuefeng · 2007 [cited by applicant]
US 20100300886A1 · Lin et al. · 2010 [cited by applicant]
US 20110210005A1 · Van Den Bossche et al. · 2011 [cited by applicant]
US 20170145584A1 · Wirth et al. · 2017 [cited by applicant]
US 20170243839A1 · Buckalew · 2017 [cited by examiner]
US 20190160594A1 · Flamm et al. · 2019 [cited by applicant]
US 20190242024A1 · Lazarus et al. · 2019 [cited by applicant]
US 20210047744A1 · Biton · 2021 [cited by applicant]
CN 104178782 · 2014 [cited by applicant]
CN 204097583 · 2015 [cited by applicant]
CN 104593830 · 2015 [cited by applicant]
WO 2017087884 · 2017 [cited by applicant]
WO 2019150362 · 2019 [cited by applicant]
WO 2021041265 · 2021 [cited by applicant]
WO WO2021142187 · 2021 [cited by examiner]
Frey et al., “Switch-matrix-based High-Density Microelectrode Array in CMOS Technology”, IEEE Journal of Solid- State-Circuits, Feb. 2010, pp. 467-482, vol. 45, No. 2. [cited by applicant]
Stewart et al., “Polysilicon TFT Technology for Active Matrix OLED Displays”, IEEE Transactions on Electron Devices, May 2001, pp. 845-851, vol. 48, No. 5. [cited by applicant]
International Search Report and Written Opinion for PCT/US2020/04753l dated Sep. 29, 2020. [cited by applicant]
Supplementary International Search Report for PCT/US2020/04753l dated Nov. 22, 2021. [cited by applicant]
U.S. Appl. No. 17/554,677, filed Dec. 17, 2021. [cited by applicant]
U.S. Appl. No. 17/566,546, filed Dec. 30, 2021. [cited by applicant]
U.S. Appl. No. 17/535,437, filed Nov. 24, 2021. [cited by applicant]
U.S. Appl. No. 17/738,729, filed May 6, 2022. [cited by applicant]
U.S. Appl. No. 17/863,272, filed Jul. 12, 2022. [cited by applicant]
Nakamura et al., Incorporation of input function into displays using LTPS TFT technology, Journal of the SID, 2006, pp. 363-369, 14/4. [cited by applicant]
U.S. Appl. No. 17/903,966, filed Sep. 6, 2022. [cited by applicant]