IP Library Granted Patent US 12,361,995
Granted Patent B2
US 12,361,995 · App. 17/956,938 · Granted Jul 15, 2025

Spin-orbit-torque (SOT) MRAM with doubled layer of SOT metal

Inventors: Pouya Hashemi (Purchase, NY); Christopher Safranski (Yorktown Heights, NY)
Assignee: International Business Machines Corporation
G11C11/161G11C11/02G11C11/08G11C11/15G11C11/16G11C11/5607H10B61/00H10N50/01H10N50/10H10N50/80
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,361,995
App. No.
17/956,938
Granted
Jul 15, 2025
Kind
B2
Abstract

A magnetic random access memory (MRAM) apparatus and method are provided. The apparatus includes a magnetic tunnel junction (MTJ) stack; a spin-orbit-torque (SOT) layer that underlies the MTJ stack; and a dielectric pillar that underlies the SOT layer and the MTJ stack. The SOT layer has a stepped profile. The method includes forming a dielectric base of a first dielectric material and a dielectric pillar of a second dielectric material, wherein the dielectric pillar protrudes from the dielectric base, forming a first intermediate structure by depositing a first layer of conductive material onto the dielectric base, sufficiently thick to cover the pillar and the base, forming a planarized structure by planarizing the first intermediate structure to reveal the pillar, and depositing a second layer of spin-orbit-torque metal onto the planarized structure.

Claims (63)

1. A magnetic random access memory (MRAM) apparatus comprising:

a magnetic tunnel junction (MTJ) stack;

a spin-orbit-torque (SOT) layer underlying the MTJ stack, wherein the SOT layer has a stepped profile; and

a dielectric pillar underlying the SOT layer and the MTJ stack,

wherein the SOT layer covers the dielectric pillar and has a generally uniform thickness.

2. The apparatus of claim 1 ,

wherein the MTJ stack comprises a pinned layer, a barrier layer, and a free layer,

wherein each of the pinned layer, the barrier layer, and the free layer has horizontal edges, and

wherein edges of the barrier layer are free of metal bridges.

3. The apparatus of claim 2 , wherein the edges of the MTJ stack protrude outward beyond a periphery of the dielectric pillar.

4. The apparatus of claim 1 , wherein the SOT layer comprises:

an upper step directly under the MTJ stack and overlying the dielectric pillar;

lower steps below and to either side of the upper step; and

risers connecting the lower steps to the upper step.

5. The apparatus of claim 4 ,

wherein the dielectric pillar comprises spacers at a top end thereof, and

wherein the spacers impose a convex shape on the risers.

6. The apparatus of claim 4 ,

wherein the dielectric pillar comprises spacers at a top end thereof, and

wherein the spacers impose a concave shape on the risers.

7. The apparatus of claim 4 , wherein:

the lower steps of the SOT layer have upper surfaces that are flush with an upper surface of the dielectric pillar, and

the upper step of the SOT layer is coextensive with the MTJ stack.

8. The apparatus of claim 7 , wherein the lower steps of the SOT layer are of a same thickness as the upper step of the SOT layer.

9. The apparatus of claim 8 , wherein the risers of the SOT layer are of a same thickness as the lower steps and the upper step.

10. The apparatus of claim 4 , wherein the upper and lower steps and the risers all are composed of a same material.

11. The apparatus of claim 1 , further comprising:

a dielectric base that surrounds the dielectric pillar; and

dielectric bars that protrude from the dielectric base at edges of the SOT layer.

12. A method comprising:

forming a dielectric base of a first dielectric material and a dielectric pillar of a second dielectric material, wherein the dielectric pillar protrudes from the dielectric base;

forming a first intermediate structure by depositing a first layer of conductive material onto the dielectric base, sufficiently thick to cover the pillar and the base;

forming a planarized structure by planarizing the first intermediate structure to reveal the pillar; and

depositing a second layer of spin-orbit-torque metal onto the planarized structure.

13. The method of claim 12 , further comprising:

depositing additional layers onto the second layer of spin-orbit-torque metal, wherein the additional layers comprise a free layer, a barrier layer, and a pinned layer; and

forming a magnetic tunnel junction stack atop the pillar, without bridges on edges of the barrier layer, by etching the additional layers and the second layer of spin-orbit-torque metal around the pillar.

14. The method of claim 13 , further comprising:

etching through the second layer of spin-orbit-torque metal down to the first layer of conductive material.

15. The method of claim 14 , further comprising:

etching into the first layer of conductive material.

16. The method of claim 13 , wherein etching the additional layers and the second layer of spin-orbit-torque metal comprises:

etching the additional layers with at least one first ion; and

etching the second layer of spin-orbit-torque metal with a second ion that is different than any of the at least one first ions.

17. The method of claim 13 , further comprising:

before depositing the first layer of spin-orbit-torque metal, forming spacers at a protruding upper end of the pillar.

18. The method of claim 17 , wherein forming spacers comprises forming convex spacers.

19. The method of claim 17 , wherein forming spacers comprises forming concave spacers.

20. A magnetic random access memory (MRAM) apparatus comprising:

a magnetic tunnel junction (MTJ) stack; and

a spin-orbit-torque (SOT) layer underlying the MTJ stack,

wherein the SOT layer has an upper step covering an area directly under the MTJ stack and a lower step adjacent to and below the upper step,

wherein the upper step comprises spin-orbit-torque metal, and

wherein the SOT layer has a generally uniform thickness.

21. The apparatus of claim 20 , wherein the lower step of the SOT layer comprises spin-orbit-torque metal.

22. The apparatus of claim 20 , wherein the upper and lower steps of the SOT layer are of uniform thickness.

23. The apparatus of claim 20 , wherein the upper step of the SOT layer is coextensive with the MTJ stack.

24. The apparatus of claim 20 , further comprising:

a dielectric base that underlies the lower step of the SOT layer; and

a dielectric pillar that protrudes from the dielectric base beneath the MTJ stack and the upper step of the SOT layer.

25. The apparatus of claim 24 , further comprising:

dielectric bars that protrude from the dielectric base at edges of the lower step of the MTJ stack.

26. The apparatus of claim 24 , wherein the upper step of the SOT layer and the MTJ stack extend laterally beyond a periphery of the dielectric pillar.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2022
From: HASHEMI, POUYA; SAFRANSKI, CHRISTOPHER
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 061264/0901 →
Continuity (1)
Related Publication 20240112712A1 · Apr 4, 2024
References Cited (23)
US 9830966B2 · Mihajlovic · 2017 [cited by applicant]
US 10381552B2 · Mihajlovic · 2019 [cited by applicant]
US 10749016B2 · Adelmann · 2020 [cited by applicant]
US 10749106B2 · Adelmann · 2020 [cited by applicant]
US 11075334B2 · Reznicek · 2021 [cited by applicant]
US 11165013B2 · Garello · 2021 [cited by applicant]
US 11223008B2 · Rizzolo · 2022 [cited by applicant]
US 11251362B2 · Wu · 2022 [cited by applicant]
US 20170330070A1 · Sengupta · 2017 [cited by applicant]
US 20190207094A1 · Gajek · 2019 [cited by examiner]
US 20200083429A1 · Lee · 2020 [cited by examiner]
US 20200136023A1 · Tsumita · 2020 [cited by applicant]
US 20200161542A1 · Ahn · 2020 [cited by examiner]
US 20220140231A1 · Suda · 2022 [cited by applicant]
CN 110197682A · 2019 [cited by applicant]
CN 111052398A · 2020 [cited by applicant]
CN 111129285A · 2020 [cited by applicant]
CN 111682106A · 2020 [cited by applicant]
CN 111864060A · 2020 [cited by applicant]
Wang,GuangJun, China National Intellectual Property Administration. Counterpart PCT Application PCT/CN2023/094118 ISR & WO, Jun. 23, 2023. pp. 9. [cited by applicant]
Seo Y, Kwon KW, Roy K. Area-efficient SOT-MRAM with a Schottky diode. IEEE Electron Device Letters 37(8):982-5. Aug. 2016. [cited by applicant]
Garello K, Yasin F, Couet S, Souriau L, Swerts J, Rao S, Van Beek S, Kim W, Liu E, Kundu S, Tsvetanova D. SOT-MRAM 300mm integration for low power and ultrafast embedded memories. In2018 IEEE Symposium on VLSI Circuits … [cited by applicant]
Garello K, Yasin F, Kar GS. Spin-orbit torque MRAM for ultrafast embedded memories: From fundamentals to large scale technology integration. In2019 IEEE 11th International Memory Workshop (IMW) May 12, 2019 (pp. 1-4). I… [cited by applicant]